- 您現在的位置：買賣IC網 > PDF目錄374046 > ADV7172 (Analog Devices, Inc.) Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management PDF資料下載
參數資料
| 型號： | ADV7172 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management |
| 中文描述： | 數碼PAL / NTSC視頻編碼器與六DAC的10位，色彩控制和增強的電源管理 |
| 文件頁數： | 35/59頁 |
| 文件大小： | 455K |
| 代理商： | ADV7172 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
ADV7172/ADV7173
–35–
REV. A
TIMING REGISTER 1 (TR17–TR10)
(Address (SR4–SR0) = 0BH)
Timing Register 1 is an 8-bit-wide register.
Figure 53 shows the various operations under the control of
Timing Register 1. This register can be read from as well writ-
ten to. This register can be used to adjust the width and posi-
tion of the master mode timing signals.
TR1 BIT DESCRIPTION
HSYNC
Width (TR11–TR10)
These bits adjust the
HSYNC
pulsewidth.
HSYNC
to FIELD/
VSYNC
Delay Control (TR13–TR12)
These bits adjust the position of the
HSYNC
output relative to
the FIELD/
VSYNC
output.
TR11
TR10
TR17
TR12
TR13
TR15
TR16
TR14
HSYNC
TO PIXEL
DATA ADJUSTMENT
TR17 TR16
0
0
1
1
0
1
0
1
0
3
T
PCLK
1
3
T
PCLK
2
3
T
PCLK
3
3
T
PCLK
HSYNC
TO
FIELD/
VSYNC
DELAY
TR13 TR12
0
0
1
1
0
1
0
1
0
3
T
PCLK
4
3
T
PCLK
8
3
T
PCLK
16
3
T
PCLK
T
B
HSYNC
WIDTH
TR11 TR10
0
0
1
1
0
1
0
1
1
3
T
PCLK
4
3
T
PCLK
16
3
T
PCLK
128
3
T
PCLK
T
A
HSYNC
TO FIELD
RISING EDGE DELAY
(MODE 1 ONLY)
x
x
0
1
T
B
T
B
+ 32
m
s
TR15 TR14
T
C
VSYNC
WIDTH
(MODE 2 ONLY)
0
0
1
1
0
1
0
1
1
3
T
PCLK
4
3
T
PCLK
16
3
T
PCLK
128
3
T
PCLK
LINE 313
LINE 314
LINE 1
T
B
TIMING MODE 1 (MASTER/PAL)
HSYNC
FIELD/
VSYNC
T
A
T
C
TR15 TR14
Figure 53. Timing Register 1
HSYNC
to FIELD Delay Control (TR15–TR14)
When the ADV7172/ADV7173 is in Timing Mode 1, these bits
adjust the position of the
HSYNC
output relative to the FIELD
output rising edge.
VSYNC
Width (TR15–TR14)
When the ADV7172/ADV7173 is configured in Timing Mode
2, these bits adjust the
VSYNC
pulsewidth.
HSYNC
to Pixel Data Adjust (TR17–TR16)
This enables the
HSYNC
to be adjusted with respect to the
pixel data. This allows the Cr and Cb components to be
swapped. This adjustment is available in both master and slave
timing modes.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7173 | Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management |
| ADV7173* | Digital PAL/NTSC Video Encoder with Six DACs (10 Bits). Color Control and Enhanced Power Management |
| ADV7174 | Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7174BCP | Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
| ADV7174BCP-REEL | Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV7172KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management |
| ADV7172KST-REEL | 制造商:Analog Devices 功能描述: |
| ADV7172KSTZ | 制造商:Analog Devices 功能描述: |
| ADV7172KSTZ-REEL | 功能描述:IC DAC VIDEO NTSC 6-CH 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統 電壓 - 電源，模擬:- 電壓 - 電源，數字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7173 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management |
發布緊急采購，3分鐘左右您將得到回復。