欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ADV7392BCPZ-REEL
廠商: ANALOG DEVICES INC
元件分類: 顏色信號轉換
英文描述: Low Power, Chip Scale 10-Bit SD/HD Video Encoder
中文描述: COLOR SIGNAL ENCODER, QCC40
封裝: 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD-2, LFSCP-40
文件頁數: 48/96頁
文件大?。?/td> 1209K
代理商: ADV7392BCPZ-REEL
ADV7390/ADV7391/ADV7392/ADV7393
Programming the F
SC
The subcarrier frequency register value is divided into four F
SC
registers as shown in the previous example. The four subcarrier
frequency registers must be updated sequentially, starting with
Subcarrier Frequency Register 0 and ending with Subcarrier
Frequency Register 3. The subcarrier frequency updates only
after the last subcarrier frequency register byte has been
received by the ADV739x.
Typical F
SC
Values
Table 37 outlines the values that should be written to the
subcarrier frequency registers for NTSC and PAL B/D/G/H/I.
Rev. 0 | Page 48 of 96
Table 37. Typical F
SC
Values
Subaddress
0x8C
0x8D
0x8E
0x8F
SD NONINTERLACED MODE
Subaddress 0x88, Bit 1
The ADV739x supports a SD noninterlaced mode. Using this
mode, progressive inputs at twice the frame rate of NTSC and
PAL (240p/59.94 Hz and 288p/50 Hz, respectively) can be input
into the ADV739x. The SD noninterlaced mode can be enabled
using Subaddress 0x88, Bit 1.
Description
F
SC
0
F
SC
1
F
SC
2
F
SC
3
NTSC
0x1F
0x7C
0xF0
0x21
PAL B/D/G/H/I
0xCB
0x8A
0x09
0x2A
A 27 MHz clock signal must be provided on the CLKIN pin.
Embedded EAV/SAV timing codes or external horizontal and
vertical synchronization signals provided on the HSYNC and
VSYNC pins can be used to synchronize the input pixel data.
All input configurations, output configurations, and features
available in NTSC and PAL modes are available in SD noninter-
laced mode.
For 240p/59.94 Hz input, the ADV739x should be configured for
NTSC operation and Subaddress 0x88, Bit 1 should be set to 1.
For 288p/50 Hz input, the ADV739x should be configured for
PAL operation and Subaddress 0x88, Bit 1 should be set to 1.
SD SQUARE PIXEL MODE
Subaddress 0x82, Bit 4
The ADV739x can be used to operate in square pixel mode
(Subaddress 0x82, Bit 4). For NTSC operation, an input clock of
24.5454 MHz is required. Alternatively, for PAL operation, an
input clock of 29.5 MHz is required. The internal timing logic
adjusts accordingly for square pixel mode operation.
In square pixel mode, the timing diagrams shown in Figure 65
and Figure 66 apply.
Y
C
r
Y
F
F
0
0
0
0
X
Y
8
0
1
0
8
0
1
0
F
F
0
0
F
F
A
B
A
B
A
B
8
0
1
0
8
0
1
0
F
F
0
0
0
0
X
Y
C
b
YC
r
C
b
Y
C
b
Y
C
r
EAV CODE
SAV CODE
ANCILLARY DATA
(HANC)
4 CLOCK
4 CLOCK
272 CLOCK
1280 CLOCK
4 CLOCK
4 CLOCK
344 CLOCK
1536 CLOCK
END OF ACTIVE
VIDEO LINE
START OF ACTIVE
VIDEO LINE
ANALOG
VIDEO
INPUT PIXELS
NTSC/PAL M SYSTEM
(525 LINES/60Hz)
PAL SYSTEM
(625 LINES/50Hz)
Y
0
Figure 65. Square Pixel Mode EAV/SAV Embedded Timing
FIELD
PIXEL
DATA
PAL = 308 CLOCK CYCLES
NTSC = 236 CLOCK CYCLES
Cb
Y
Cr
Y
HSYNC
0
Figure 66. Square Pixel Mode Active Pixel Timing
相關PDF資料
PDF描述
ADV7392EBZ Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393 Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393BCPZ Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393BCPZ-REEL Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393EBZ Low Power, Chip Scale 10-Bit SD/HD Video Encoder
相關代理商/技術參數
參數描述
ADV7392EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7392WBCPZ 制造商:Analog Devices 功能描述:
ADV7392WBCPZ-REEL 制造商:Analog Devices 功能描述:
ADV7393 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393BCPZ 功能描述:IC DAC VIDEO HDTV 10BIT 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉換器 系列:- 產品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統 電壓 - 電源,模擬:- 電壓 - 電源,數字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799
主站蜘蛛池模板: 平顺县| 华亭县| 佛冈县| 卓资县| 周口市| 阜康市| 黄骅市| 化隆| 怀安县| 青海省| 思茅市| 钟祥市| 锡林浩特市| 乐山市| 定襄县| 兴仁县| 长治县| 湘潭县| 台南市| 兴国县| 台东市| 锦州市| 东宁县| 稻城县| 玛曲县| 平安县| 华阴市| 定日县| 巴彦淖尔市| 明溪县| 富阳市| 永丰县| 滦平县| 盘锦市| 论坛| 炉霍县| 德庆县| 凤冈县| 合肥市| 扬中市| 娱乐|