- 您現在的位置：買賣IC網 > PDF目錄366549 > AM79C850KC (ADVANCED MICRO DEVICES INC) SUPERNET-R 3 PDF資料下載
參數資料
| 型號： | AM79C850KC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SUPERNET-R 3 |
| 中文描述： | 1 CHANNEL(S), 100M bps, FDDI CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數： | 1/97頁 |
| 文件大小： | 358K |
| 代理商： | AM79C850KC |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
Publication#
19574
Issue Date:
April 1995
Rev.
A
Amendment
/0
This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended
to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.
Advanced
Micro
Devices
Am79C850
SUPERNET
3
PRELIMINARY
DISTINCTIVE CHARACTERISTICS
I
Compliant with the ANSI X3T9.5/ISO 9314
specification
— 100 Mbps data rate
— Timed token-passing protocol
— Ring topology
I
Complete memory management
— Supports 256K bytes of local frame buffer
memory
— Supports buffer memory bandwidths of
200 Mbps and 400 Mbps
— Tag-Mode: minimum latency/highest
performance buffer memory management, ideal
for adapter card designs
I
ANSI-compliant TP-PMD Stream Cipher
Scrambling/Descrambling
I
Full duplex operation: 200 Mbps continuous
data rate
I
Supports both fiber optic and copper twisted-
pair media
I
Diagnostic features
— Built in Self Test (BIST) in Address Filter,
Physical Layer Controller with Scrambler
I
Hardware Physical Connection Management
support
I
Low power consumption—reduction of more
than 25% from SUPERNET 2 solution
FUNCTIONAL OVERVIEW
SUPERNET 3 is a 208-pin CMOS integration of FDDI
MAC, PHY, Address Filter, and clock generation and
recovery functions. It is the third generation FDDI
offering from AMD which integrates the SUPERNET 2
family of chips into a single-chip solution.
Refer to the
SUPERNET 2 data book (PID 15502C) for basic
feature descriptions.
The SUPERNET 3 is backward compatible to the
SUPERNET 2 Tag Mode of operation in which the
SUPERNET 3 buffer memory interface logic maintains
the buffer memory as multiple FIFOs.
The SUPERNET 3 provides DMA channels, arbitrates
access to the network buffer memory, and controls the
data path between the buffer memory and the medium.
The MAC also implements the timed-token protocol and
receive/transmit control as specified for the Media
Access Control (MAC) sublayer of the ISO standard
9314-2 for FDDI. The Physical Layer functions defined
by the ISO 9314-1 are performed by the SUPERNET 3.
SUPERNET 3 implements on-chip digital clock
recovery and transmit functions for fiber. To support
copper media, the PHY-PMD interface is maintained
and an external module can be implemented in
the same footprint as the fiber optic transceiver to
perform the MLT-3 encoding/decoding and equaliza-
tion. SUPERNET 3 integrates the scrambler and
descrambler
functions
copper media.
for
transmissions
over
SUPERNET 3 FEATURES UPDATE
The basic feature description for SUPERNET 3 is
provided in the SUPERNET 2 data book. The enhanced
features are as listed below:
I
This is a CMOS integration of the redesigned
FORMAC Plus, an enhanced PLC, a 32-entry
address filter (AF, which is based on a Content
Addressable Memory, or CAM, core), and a CMOS
PDX core for clock and data recovery.
I
A 32-entry, extensible and fully maskable AF
allows additional individual and group addresses to
be supported.
I
The physical data transmitter and receiver (PDX)
circuits are also embedded on-chip using
proprietary digital clock-recovery technology.
I
For the purposes of implementing copper PMD,
the scrambler/descrambler functions are
embedded within the chip.
I
The Buffer Memory interface has been modified to
support slower SRAM’s (35 ns) without affecting
backward compatibility with SUPERNET 2.
I
SUPERNET 3 supports the FDDI single
attachment station (SAS) but is capable of
supporting a dual attachment station (DAS)
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C850KCW | SUPERNET-R 3 |
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C873 | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
| AM79C873KCW | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM79C850KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:SUPERNET-R 3 |
| AM79C864A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
發布緊急采購，3分鐘左右您將得到回復。