- 您現在的位置：買賣IC網 > PDF目錄357602 > AP1250CMP (ADVANCED POWER ELECTRONICS CORP) ADJUSTABLE POSITIVE REGULATOR, PDSO8 PDF資料下載
參數資料
| 型號： | AP1250CMP |
| 廠商： | ADVANCED POWER ELECTRONICS CORP |
| 元件分類： | 可調正電壓單路輸出標準穩壓器 |
| 英文描述： | ADJUSTABLE POSITIVE REGULATOR, PDSO8 |
| 封裝： | ROHS COMPLIANT, ESOP-8 |
| 文件頁數： | 1/5頁 |
| 文件大小： | 421K |
| 代理商： | AP1250CMP |
1
Description
The
AP1250C
MP
is a simple, cost-effective and
high-speed linear regulator designed to generate
termination voltage in double data rate (DDR)
memory system to comply with the JEDEC SSTL_2
and SSTL_18 or other specific interfaces such as
HSTL,
SCSI-2
and
SCSI-3
etc.
devices
requirements. The regulator is capable of actively
sinking or sourcing up to 2A while regulating an
output voltage to within 40mV. The output
termination voltage cab be tightly regulated to track
1/2V
DDQ
by two external voltage divider resistors or
the desired output voltage can be pro-grammed by
externally forcing the REFEN pin voltage.
The
AP1250C
MP
also incorporates a high-speed
differential amplifier to provide ultra-fast response in
line/load transient. Other features include extremely
low initial offset voltage, excellent load regulation,
current limiting in bi-directions and on-chip thermal
shut-down protection.
The
AP1250C
MP
are available in the
E
SOP-8
(Exposed Pad) surface mount packages.
Features
Ideal for DDR-I, DDR-II and DDR-III V
TT
Applications
Sink and Source 2A Continuous Current
Integrated Power MOSFETs
Generates Termination Voltage for SSTL_2, SSTL
_18, HSTL, SCSI-2 and SCSI-3 Interfaces.
High Accuracy Output Voltage at Full-Load
Output Adjustment by Two External Resistors
Low External Component Count
Shutdown for Suspend to RAM (STR) Functionality
with High-Impedance Output
Current Limiting Protection
On-Chip Thermal Protection
Available in
E
SOP-8 (Exposed Pad) Packages
V
IN
and V
CNTL
No Power Sequence Issue
RoHS Compliant and 100% Lead (Pb)-Free
Pin Configuration
Application
Desktop PCs, Notebooks, and Workstations
Graphics Card Memory Termination
Set Top Boxes, Digital TVs, Printers
Embedded Systems
Active Termination Buses
DDR-I, DDR-II and DDR-III Memory Systems
Block Diagram
Pin Description
Pin Name
Pin function
V
IN
Power Input
GND
Ground
V
CNTL
Gate Drive Voltage
REFEN
Reference Voltage input and Chip Enable
V
OUT
Output Voltage
Advanced Power
Electronics Corp.
2A Sink/Source Bus Termination Regulator
AP1250CMP
200901074
GND
REFEN
VOUT
VIN
NC
VCNTL
NC
NC
1
2
3
4
8
7
6
5
ESOP-8 (MP)
(Top View)
GND
相關PDF資料 |
PDF描述 |
|---|---|
| AP3156FVG-7 | |
| AP7168-SPG-13 | 0.8 V-5 V ADJUSTABLE POSITIVE LDO REGULATOR, 0.8 V DROPOUT, PDSO8 |
| AP7312-1525W6-7 | FIXED POSITIVE LDO REGULATOR, PDSO6 |
| AP7312-1525FM-7 | FIXED POSITIVE LDO REGULATOR, PDSO6 |
| AP8800M8G-13 | |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AP1250GH | 制造商:A-POWER 制造商全稱:Advanced Power Electronics Corp. 功能描述:1.5A / 3A Bus Termination Regulator |
| AP1250GM | 制造商:A-POWER 制造商全稱:Advanced Power Electronics Corp. 功能描述:1.5A / 3A Bus Termination Regulator |
| AP1-251-17 | 制造商:Sensata Technologies 功能描述:AP1-251-17 /Pole # 1 /Prod Family: 0202 |
| AP1-25-17 | 制造商:Sensata Technologies 功能描述:AP1-25-17 /Pole # 1 /Prod Family: 0202 |
| AP1-25-20 | 制造商:Sensata Technologies 功能描述:AP1-25-20 /Pole # 1 /Prod Family: 0202 |
發布緊急采購，3分鐘左右您將得到回復。