- 您現在的位置：買賣IC網 > PDF目錄384090 > ASM4SSTVF16857 (Alliance Semiconductor Corporation) DDR 14-Bit Registered Buffer PDF資料下載
參數資料
| 型號： | ASM4SSTVF16857 |
| 廠商： | Alliance Semiconductor Corporation |
| 英文描述： | DDR 14-Bit Registered Buffer |
| 中文描述： | 復員14位注冊緩沖區 |
| 文件頁數： | 1/16頁 |
| 文件大小： | 147K |
| 代理商： | ASM4SSTVF16857 |
August 2004
ASM4SSTVF16857
rev 2.0
Alliance Semiconductor
2575, Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
DDR 14-Bit Registered Buffer
Features
Fully JEDEC JC40 - JC42.5 compliant for DDR1
applications to include: PC1600, PC2100, PC2700
& PC3200 ( > JEDEC defined DDR 400 @
200MHz )
Low voltage operation; VDD: 2.3V - 2.7V.
SSTL_2 Class II outputs.
Differential clock inputs.
Available in 48 pin TSSOP and TVSOP packages.
Product Description
The ASM4SSTVF16857 is a universal 14-bit register
(D F/F based), designed for 2.3V to 2.7V V
DD
. The
device supports SSTL_2 I/O levels, and is fully
compliant with the JEDEC JC40, JC42.5 DDR I
specifications covering PC1600, PC2100, PC2700, and
PC3200 operational ranges. 14-bit refers to 2Q outputs
for each D input - designed for use in Stacked Registers
(stacked memory devices), Buffered DIMM applications.
Data flow from D to Q is controlled by the differential
clock (CLK/CLKB) along with a controlled reset
(RESETB). The positive edge of CLK is used to trigger
the data transfer, and CLKB is used to maintain
sufficient noise margins, whereas the RESETB input is
designed and intended for use at power-up.
The ASM4SSTVF16857 supports a low power standby
mode of operation.
A logic low level at RESETB,
assures that all internal registers and outputs (Q) are
reset to a logic low state, and that all input receivers,
data (D) buffers, and clock (CLK/CLKB) are switched
off. Note that RESETB should be supported with a
LVCMOS level at a valid logic state since VREF may
not be stable during power-up.
To ensure that outputs are at a defined logic state
before a stable clock has been supplied, RESETB must
be held at a logic low level during power-up.
In the JEDEC defined Registered DDR DIMM
application, RESETB is specified to be asynchronous
with respect to
CLK/CLKB; therefore, no timing
relationship can be guaranteed between the two
signals. When entering a low-power standby mode, the
register will be cleared and the outputs will be driven to
a logic low level quickly relative to the time to disable
the differential input receivers. This ensures there are
no “glitches” on any output. However, when coming out
of low power standby mode, the register will become
active quickly relative to the time taken to enable the
differential input receivers. When the data inputs are at
a logic level low and the clock is stable during the low-
to-high transition of RESETB until the input receivers
are fully enabled, the design ensures that the outputs
will remain at a logic low level.
Applications
JEDEC and Non JEDEC DDR Memory Modules
Planar configurations
Supports PC1600 - PC2100 - PC2700 - PC3200
SSTL_2I/O
Provides a complete support solution for JEDEC
JC42.5 (JC45) DDR I RDIMMs’ when used with the
ASM5CVF857 Zero Delay Buffer.
相關PDF資料 |
PDF描述 |
|---|---|
| ASM4SSTVF16857-48TR | DDR 14-Bit Registered Buffer |
| ASM4SSTVF16857-48TT | DDR 14-Bit Registered Buffer |
| ASM4SSTVF16857-48VR | DDR 14-Bit Registered Buffer |
| ASM4SSTVF16857-48VT | DDR 14-Bit Registered Buffer |
| B0520W | 0.5A Surface Mount Schottky Barrier Rectifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ASM4SSTVF16857-48TR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:DDR 14-Bit Registered Buffer |
| ASM4SSTVF16857-48TT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:DDR 14-Bit Registered Buffer |
| ASM4SSTVF16857-48VR | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:DDR 14-Bit Registered Buffer |
| ASM4SSTVF16857-48VT | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:DDR 14-Bit Registered Buffer |
| ASM4SSTVF16859 | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
發布緊急采購，3分鐘左右您將得到回復。