- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366588 > AT405S12 (POSEICO SPA) ER 47C 24#16 22#12 1#8 SKT REC PDF資料下載
參數(shù)資料
| 型號(hào)： | AT405S12 |
| 廠商： | POSEICO SPA |
| 英文描述： | ER 47C 24#16 22#12 1#8 SKT REC |
| 中文描述： | 相位控制晶閘管 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大小： | 169K |
| 代理商： | AT405S12 |
PHASE CONTROL THYRISTOR
AT405
Repetitive voltage up to
Mean on-state current
Surge current
1200
V
305
A
2.8
kA
FINAL SPECIFICATION
gen 03 - ISSUE : 05
Symbol
Characteristic
Conditions
Tj
[°C]
Value
Unit
BLOCKING
V
RRM
Repetitive peak reverse voltage
125
1200
V
V
RSM
Non-repetitive peak reverse voltage
125
1300
V
V
DRM
Repetitive peak off-state voltage
125
1200
V
I
RRM
Repetitive peak reverse current
V=VRRM
125
30
mA
I
DRM
CONDUCTING
Repetitive peak off-state current
V=VDRM
125
30
mA
I
T (AV)
Mean on-state current
180° sin, 50 Hz, Th=55°C, double side cooled
305
A
I
T (AV)
Mean on-state current
180° sin, 50 Hz, Tc=85°C, double side cooled
245
A
I
TSM
Surge on-state current
sine wave, 10 ms
125
2.8
kA
I2 t
I2 t
without reverse voltage
39 x1E3
A2s
V
T
On-state voltage
On-state current =
600 A
25
1.88
V
V
T(TO)
Threshold voltage
125
1.0
V
r
T
On-state slope resistance
SWITCHING
125
1.900
mohm
di/dt
Critical rate of rise of on-state current, min.
From 75% VDRM up to 300 A, gate 10V 5ohm
125
200
A/μs
dv/dt
Critical rate of rise of off-state voltage, min.
Linear ramp up to 70% of VDRM
125
500
V/μs
td
Gate controlled delay time, typical
VD=100V, gate source 10V, 10 ohm , tr=.5 μs
25
0.7
μs
tq
Circuit commutated turn-off time, typical
dV/dt = 20 V/μs linear up to 75% VDRM
200
μs
Q rr
Reverse recovery charge
di/dt=-20 A/μs, I= 195 A
125
μC
I rr
Peak reverse recovery current
VR= 50 V
A
I
H
Holding current, typical
VD=5V, gate open circuit
25
300
mA
I
L
Latching current, typical
VD=5V, tp=30μs
25
700
mA
GATE
V
GT
Gate trigger voltage
VD=5V
25
3.5
V
I
GT
Gate trigger current
VD=5V
25
200
mA
V
GD
Non-trigger gate voltage, min.
VD=VDRM
125
0.25
V
V
FGM
Peak gate voltage (forward)
20
V
I
FGM
Peak gate current
8
A
V
RGM
Peak gate voltage (reverse)
5
V
P
GM
Peak gate power dissipation
Pulse width 100 μs
75
W
P
G
Average gate power dissipation
MOUNTING
1
W
R
th(j-h)
Thermal impedance, DC
Junction to heatsink, double side cooled
95
°C/kW
R
th(c-h)
Thermal impedance
Case to heatsink, double side cooled
20
°C/kW
T
j
F
Operating junction temperature
Mounting force
Mass
-30 / 125
4.9 / 5.9
55
°C
kN
g
ORDERING INFORMATION : AT405 S 12
standard specification
VDRM&VRRM/100
POSEICO SPA
POwer SEmiconductors Italian COrporation
POSEICO
POSEICO SPA
Via N. Lorenzi 8, 16152 Genova - ITALY
Tel. ++ 39 010 6556234 - Fax ++ 39 010 6557519
Sales Office:
Tel. ++ 39 010 6556775 - Fax ++ 39 010 6442510
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT503 | PHASE CONTROL THYRISTOR |
| AT503S16 | PHASE CONTROL THYRISTOR |
| AT505 | PHASE CONTROL THYRISTOR |
| AT505S16 | Circular Connector; MIL SPEC:MIL-C-5015 E/F/R; Body Material:Aluminum Alloy; Series:MS3102; No. of Contacts:6; Connector Shell Size:14S; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle; Gender:Female RoHS Compliant: No |
| AT603 | PHASE CONTROL THYRISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT-405-W | 制造商:Nihon Kaiheiki Ind Co Ltd 功能描述: |
| AT-406 | 制造商:NKK Switches 功能描述:Bulk |
| AT-406(40) | 功能描述:衰減器 -互連 RoHS:否 制造商:Pomona Electronics 最大衰減: 容差: 頻率范圍:DC to 500 MHz 阻抗:50 Ohms 功率額定值:2 W 端接類型:Crimp 連接器類型:BNC Male / Female 工作溫度范圍:0 C to + 102 C |
| AT4060JB | 功能描述:開關(guān)配件 CLEAR W/DIFFUSED RoHS:否 制造商:C&K Components 類型:Cap 用于:Pushbutton Switches 設(shè)計(jì)目的: |
| AT4060JC | 功能描述:開關(guān)配件 CLEAR/RED CAP RoHS:否 制造商:C&K Components 類型:Cap 用于:Pushbutton Switches 設(shè)計(jì)目的: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。