欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AT6005-2AU
廠商: Atmel
文件頁數: 12/28頁
文件大小: 0K
描述: IC FPGA 5K GATE 2NS 100TQFP
標準包裝: 90
邏輯元件/單元數: 3136
輸入/輸出數: 80
門數: 15000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-TQFP
供應商設備封裝: 100-TQFP(14x14)
AT6000(LV) Series
2
Devices range in size from 4,000 to 30,000 usable gates,
and 1024 to 6400 registers. Pin locations are consistent
throughout the AT6000 Series for easy design migration.
High-I/O versions are available for the lower gate count
devices.
AT6000 Series FPGAs utilize a reliable 0.6 m single-poly,
double-metal CMOS process and are 100% factory-tested.
Atmel's PC- and workstation-based Integrated Develop-
ment System is used to create AT6000 Series designs.
Multiple design entry methods are supported.
The Atmel architecture was developed to provide the high-
est levels of performance, functional density and design
flexibility in an FPGA. The cells in the Atmel array are
small, very efficient and contain the most important and
most commonly used logic and wiring functions. The cell’s
small size leads to arrays with large numbers of cells,
greatly multiplying the functionality in each cell. A simple,
high-speed busing network provides fast, efficient commu-
nication over medium and long distances.
The Symmetrical Array
At the heart of the Atmel architecture is a symmetrical array
of identical cells (Figure 1). The array is continuous and
completely uninterrupted from one edge to the other,
except fo r bus re pe at ers spaced every eight cells
(Figure 2).
In addition to logic and storage, cells can also be used as
wires to connect functions together over short distances
and are useful for routing in tight spaces.
The Busing Network
There are two kinds of buses: local and express (see
Figures 2 and 3).
Local buses are the link between the array of cells and the
busing network. There are two local buses – North-South 1
and 2 (NS1 and NS2) – for every column of cells, and two
local buses – East-West 1 and 2 (EW1 and EW2) – for
every row of cells. In a sector (an 8 x 8 array of cells
enclosed by repeaters) each local bus is connected to
every cell in its column or row, thus providing every cell in
the array with read/write access to two North-South and
two East-West buses.
Figure 1. Symmetrical Array Surrounded by I/O
相關PDF資料
PDF描述
VI-B3W-CY-S CONVERTER MOD DC/DC 5.5V 50W
TPSW686K010R0150 CAP TANT 68UF 10V 10% 2312
QPD-25-5 POWER SUPPLY ENCLOSED 5V 5A
TPSC686K016K0125 CAP TANT 68UF 16V 10% 2312
VI-B3T-CY-S CONVERTER MOD DC/DC 6.5V 50W
相關代理商/技術參數
參數描述
AT6005-2JC 功能描述:FPGA - 現場可編程門陣列 15K GATE 2NS 84 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
AT6005-2JI 功能描述:FPGA - 現場可編程門陣列 15K GATE 2NS 84 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
AT6005-2QC 功能描述:FPGA - 現場可編程門陣列 AT6K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
AT6005-2QI 功能描述:FPGA - 現場可編程門陣列 ASICS RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
AT6005-2UC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
主站蜘蛛池模板: 奎屯市| 武清区| 开封市| 阳谷县| 隆尧县| 双流县| 金门县| 红安县| 黎平县| 建水县| 舟曲县| 洛浦县| 浮山县| 宁武县| 新源县| 无为县| 泰州市| 龙门县| 武清区| 石家庄市| 湄潭县| 武乡县| 长垣县| 西昌市| 河东区| 霍邱县| 兰溪市| 吴堡县| 运城市| 万源市| 香港| 长顺县| 黄骅市| 鸡西市| 象山县| 郑州市| 如东县| 大安市| 土默特左旗| 福安市| 泰宁县|