- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄352467 > AT6005-4UI Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號(hào)： | AT6005-4UI |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場(chǎng)可編程門(mén)陣列（FPGA） |
| 文件頁(yè)數(shù)： | 1/23頁(yè) |
| 文件大?。?/td> | 591K |
| 代理商： | AT6005-4UI |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
AT6000 and AT6000LV Se-
ries
Coprocessor
Field
Programmable
Gate Arrays
Description
AT6000 Series SRAM-Based Field Programmable Gate Arrays (FPGAs) are ideal for
use as reconfigurable coprocessors and implementing compute intensive logic.
Supporting system speeds greater than 100 MHz and using a typical operating current
of 15 to 170 mA, AT6000 Series devices are ideal for high-speed, compute-intensive
designs. These FPGAs are designed to implement Cache Logic, which provides the
user with the ability to implement adaptive hardware and perform hardware accelera-
tion.
The patented AT6000 Series architecture employs a symmetrical grid of small yet
powerful cells connected to a flexible busing network. Independently controlled clocks
and resets govern every column of cells. The array is surrounded by programmable
I/O.
(continued)
Features
High Performance
System Speeds > 100 MHz
Flip-Flop Toggle Rates > 250 MHz
1.2 ns/1.5 ns Input Delay
3.0 ns/6.0 ns Output Delay
Upto 204 User I/Os
Thousands of Registers
Cache Logic Design
Complete/Partial In-System Reconfiguration
No Loss of Data or Machine State
Adaptive Hardware
Low Voltage and Standard VoltageOperation
5.0 (VCC = 4.75V to 5.25V)
3.3 (VCC = 3.0V to 3.6V)
Automatic Component Generators
Reusable Custom Hard Macro Functions
VeryLow Power Consumption
Standby Current of 500
A/ 200 A
Typical Operating Current of 15 to 170 mA
Programmable Clock Options
Independently Controlled Column Clocks
Independently Controlled Column Resets
Clock Skew Less Than 1 ns Across Chip
Independently ConfigurableI/O (PCI Compatible)
TTL/CMOS Input Thresholds
Open Collector/Tri-state Outputs
Programmable Slew-Rate Control
I/O Drive of 16 mA (combinable to 64 mA)
EasyMigration to Atmel Gate Arrays forHigh Volume Production
AT6000 Series Field Programmable Gate Arrays
Device
AT6002
AT6003
AT6005
AT6010
Usable Gates
6,000
9,000
15,000
30,000
Cells
1,024
1,600
3,136
6,400
Registers (maximum)
1,024
1,600
3,136
6,400
I/O (maximum)
96
120
108
204
Typ. Operating Current (mA)
15-30
25-45
40-80
85-170
Cell Rows x Columns
32 x 32
40 x 40
56 x 56
80 x 80
0264E
AT6000/LV Series
2-3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT60100 | TRANSISTOR | BJT | NPN | 8MA I(C) | CHIP |
| AT6010-2UC | Field Programmable Gate Array (FPGA) |
| AT6010-4UC | Field Programmable Gate Array (FPGA) |
| AT6010-4UI | Field Programmable Gate Array (FPGA) |
| AT-60211-TR2 | BJT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT6005A-2AC | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 15K GATE - 2NS 144 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| AT6005A-2AI | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA 15K GATE 2NS IND TEMP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| AT6005A-2QC | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays |
| AT6005A-2QI | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays |
| AT6005A-4AC | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 15K GATE - 4NS 144 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。