- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366588 > AT681 (POSEICO SPA) PHASE CONTROL THYRISTOR PDF資料下載
參數(shù)資料
| 型號： | AT681 |
| 廠商： | POSEICO SPA |
| 英文描述： | PHASE CONTROL THYRISTOR |
| 中文描述： | 相位控制晶閘管 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大小： | 43K |
| 代理商： | AT681 |
PHASE CONTROL THYRISTOR
AT681
Repetitive voltage up to
Mean on-state current
Surge current
6000
V
840
A
10
kA
FINAL SPECIFICATION
feb 97 - ISSUE : 02
Symbol
Characteristic
Conditions
Tj
[°C]
Value
Unit
BLOCKING
V
RRM
Repetitive peak reverse voltage
120
6000
V
V
RSM
Non-repetitive peak reverse voltage
120
6100
V
V
DRM
Repetitive peak off-state voltage
120
6000
V
I
RRM
Repetitive peak reverse current
V=VRRM
120
150
mA
I
DRM
CONDUCTING
I
T (AV)
Repetitive peak off-state current
V=VDRM
120
150
mA
Mean on-state current
180° sin, 50 Hz, Th=55°C, double side cooled
840
A
I
T (AV)
Mean on-state current
180° sin, 50 Hz, Tc=85°C, double side cooled
705
A
I
TSM
Surge on-state current
sine wave, 10 ms
120
10
kA
I2 t
I2 t
without reverse voltage
500 x1E3
A2s
V
T
On-state voltage
On-state current =
1570 A
25
2.4
V
V
T(TO)
Threshold voltage
120
1.3
V
r
T
On-state slope resistance
SWITCHING
di/dt
Critical rate of rise of on-state current
120
1.150
mohm
From 75% VDRM up to 1200 A
120
100
A/μs
dv/dt
Critical rate of rise of off-state voltage, min.
Linear ramp up to 75% of VDRM
120
500
V/μs
td
Gate controlled delay time, typical
VD=200V, gate source 20V, 10 ohm
25
5
μs
tq
Circuit commutated turn-off time, typical
dV/dt = 20 V/μs linear up to 80% VDRM
650
μs
Q rr
Reverse recovery charge
di/dt=-60 A/μs, I= 1000 A
120
μC
I rr
Peak reverse recovery current
VR= 50 V
A
I
H
Holding current, typical
25
300
mA
I
L
Latching current, typical
25
700
mA
GATE
V
GT
Gate trigger voltage
25
3.5
V
I
GT
Gate trigger current
VD=5V
25
400
mA
V
GD
Non-trigger gate voltage, min.
0.5 VDRM
120
0.5
V
V
FGM
Peak gate voltage (forward)
30
V
I
FGM
Peak gate current
10
A
V
RGM
Peak gate voltage (reverse)
5
V
P
GM
Peak gate power dissipation
Pulse width 100 μs
150
W
P
G
Average gate power dissipation
MOUNTING
R
th(j-h)
Thermal impedance, DC
2
W
Junction to heatsink, double side cooled
21
°C/kW
R
th(c-h)
Thermal impedance
Case to heatsink, double side cooled
6
°C/kW
T
j
F
Operating junction temperature
Mounting force
Mass
120
°C
kN
g
22.0 / 24.5
520
ORDERING INFORMATION : AT681 S 60
standard specification
VDRM&VRRM/100
Via N. Lorenzi 8 - I 16152 GENOVA - ITALY
Tel. int. +39/(0)10 6556549 - (0)10 6556488
Fax Int. +39/(0)10 6442510
Tx 270318 ANSUSE I -
ANSALDO
Ansaldo Trasporti s.p.a.
Unita' Semiconduttori
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT681S60 | PHASE CONTROL THYRISTOR |
| AT704 | MS/STANDARD CYLINDRICAL MIL-C-5015 SERIES 3102R LIGHTWEIGHT ENVIRONMENTAL RESISTING BOX MOUNT RECEPTACLES, STRAIGHT BODY STYLE, SOLDER TERMINATION, 18 SHELL SIZE, 18-1 INSERT ARRANGEMENT, RECEPTACLE GENDER, 10 CONTACTS |
| AT704S16 | PHASE CONTROL THYRISTOR |
| AT706 | PHASE CONTROL THYRISTOR |
| AT706S08 | PHASE CONTROL THYRISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT68166F | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 16 MegaBit 3.3V SRAM MultiChip Module |
| AT68166F_1 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 16 MegaBit 3.3V SRAM Multi-Chip Module |
| AT68166FT | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 16 MegaBit 3.3V 5V Tolerant SRAM Multi-Chip Module |
| AT68166FT_09 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 16 MegaBit 3.3V 5V Tolerant SRAM Multi- Chip Module |
| AT68166FT-YM25-E | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 16 MegaBit 3.3V 5V Tolerant SRAM Multi-Chip Module |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。