欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： ATT3020-100J132I
廠商： Electronic Theatre Controls, Inc.
元件分類(lèi)： FPGA
英文描述： Field-Programmable Gate Arrays
中文描述： 現(xiàn)場(chǎng)可編程門(mén)陣列
文件頁(yè)數(shù)： 10/80頁(yè)
文件大?。?/td> 528K
代理商： ATT3020-100J132I
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
10
Lucent Technologies Inc.
Programmable Interconnect
(continued)
General-Purpose Interconnect
General-purpose interconnect, as shown in Figure 9,
consists of a grid of five horizontal and five vertical
metal segments located between the rows and col-
umns of logic and IOBs. Each segment is the height or
width of a logic block. Switching matrices join the ends
of these segments and allow programmed interconnec-
tions between the metal grid segments of adjoining
rows and columns. The switches of an unprogrammed
device are all nonconducting. The connections through
the switch matrix may be established by automatic or
interactive routing by selecting the desired pairs of
matrix pins to be connected or disconnected. The
legitimate switching matrix combinations for each pin
are indicated in Figure 10.
Special buffers within the general interconnect areas
provide periodic signal isolation and restoration for
improved performance of lengthy nets. The intercon-
nect buffers are available to propagate signals in either
direction on a given general interconnect segment.
These bidirectional (bidi) buffers are found adjacent to
the switching matrices, above and to the right. The
other PIPs adjacent to the matrices are accessed to or
from long lines. The development system automatically
defines the buffer direction based on the location of the
interconnection network source. The delay calculator in
the
ORCA
Foundry Development System automatically
calculates and displays the block, interconnect, and
buffer delays for any paths selected. Generation of the
simulation netlist with a worst-case delay model is also
provided by the development system.
Some of the interconnect PIPs are directional, as
indicated below:
I
ND is a nondirectional interconnection.
I
D:H->V is a PIP which drives from a horizontal to a
vertical line.
I
D:V->H is a PIP which drives from a vertical to a
horizontal line.
I
D:C->T is a T-PIP which drives from a cross of a
T to the tail.
I
D:CW is a corner PIP which drives in the clockwise
direction.
I
P0 indicates the PIP is nonconducting; P1 is on.
Figure 9. FPGA General-Purpose Interconnect
Figure 10. Switch Matrix Interconnection Options
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
相關(guān)PDF資料
PDF描述
ATT3020-100J44I Field-Programmable Gate Arrays
ATT3020-100J68I Field-Programmable Gate Arrays
ATT3020-100J84I Field-Programmable Gate Arrays
ATT3020-100M132I Field-Programmable Gate Arrays
ATT3020-100M44I Field-Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATT3020-100J44I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-100J68I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-100J84I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-100M132I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-100M44I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 马公市| 太仓市| 江门市| 娄烦县| 马龙县| 唐海县| 太仓市| 拉孜县| 洞口县| 泰来县| 荔波县| 浙江省| 额敏县| 屏南县| 西盟| 潞西市| 南靖县| 灵台县| 玉环县| 库车县| 肥城市| 阜新| 营口市| 莱阳市| 开远市| 玉门市| 察隅县| 福鼎市| 勃利县| 舞阳县| 寿光市| 全南县| 石家庄市| 禹城市| 高安市| 巴林左旗| 新和县| 神木县| 天等县| 彰武县| 房产|