- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379699 > ATT3020-100S68I (Electronic Theatre Controls, Inc.) Field-Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號(hào)： | ATT3020-100S68I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | FPGA |
| 英文描述： | Field-Programmable Gate Arrays |
| 中文描述： | 現(xiàn)場(chǎng)可編程門陣列 |
| 文件頁(yè)數(shù)： | 65/80頁(yè) |
| 文件大小： | 528K |
| 代理商： | ATT3020-100S68I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Lucent Technologies Inc.
65
Electrical Characteristics
(continued)
Note: The requirements in this timing diagram are extremely relaxed; data need not be held beyond the rising edge of
WS
.
BUSY
will go active
within 60 ns after the end of
WS
.
BUSY
will stay active for several microseconds.
WS
may be asserted immediately after the end of
BUSY
.
Figure 38. Peripheral Mode Switching Characteristics
Notes:
At powerup, V
CC
must rise from 2.0 V to V
CC
minimum in less than 25 ms. If this is not possible, configuration can be delayed by holding
RESET
low until V
CC
has reached 4.0 V. A very long V
CC
rise time of >100 ms, or a nonmonotonically rising V
CC
may require a >1 μs high level on
RESET
, followed by >6 μs low level on
RESET
and D/
P
after V
CC
has reached 4.0 V.
Configuration must be delayed until the
INIT
of all FPGAs is high.
Time from end of
WS
to CCLK cycle for the new byte of data depends on completion of previous byte processing and the phase of the
internal timing generator for CCLK.
CCLK and DOUT timing is tested in slave mode.
T
BUSY
indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T
BUSY
occurs when a
byte is loaded into an empty parallel-to-serial converter. The longest T
BUSY
occurs when a new word is loaded into the input register before the
second-level buffer has started shifting out data.
Table 28. Peripheral Mode Switching Characteristics
Signal
Write Signal
Description
Symbol
Min
Max
Unit
Effective Write Time Required
(Assertion of
CS0
,
CS1
, CS2,
WS
)
DIN Setup Time Required
DIN Hold TIme Required
RDY/
BUSY
Delay after End of
WS
Earliest Next
WS
after End of
BUSY
BUSY
Low Time Generated
1
2
3
4
5
6
T
CA
T
DC
T
CD
T
WTRB
T
RBWT
T
BUSY
100
60
0
—
0
2.5
—
—
—
60
—
9
ns
ns
ns
ns
ns
D[7:0]
RDY/
BUSY
CCLK
Periods
5-3129(F)
CS1/CS0
CS2
WS
D[7:0]
CCLK
RDY/BUSY
DOUT
T
CA
T
DC
T
CD
VALID
T
RBWT
T
WTRB
T
BUSY
GROUP OF
8 CCLKs
1
4
3
6
5
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATT3020-100S84I | Field-Programmable Gate Arrays |
| ATT3020-100T132I | Field-Programmable Gate Arrays |
| ATT3020-100T44I | Field-Programmable Gate Arrays |
| ATT3020-100T68I | Field-Programmable Gate Arrays |
| ATT3020-100T84I | Field-Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATT3020-100S84I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-100T132I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-100T44I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-100T68I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| ATT3020-100T84I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。