欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： ATT3020-190S84I
廠商： Electronic Theatre Controls, Inc.
元件分類： FPGA
英文描述： Field-Programmable Gate Arrays
中文描述： 現(xiàn)場(chǎng)可編程門(mén)陣列
文件頁(yè)數(shù)： 17/80頁(yè)
文件大小： 528K
代理商： ATT3020-190S84I
Lucent Technologies Inc.
17
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Configuration
Initialization Phase
An internal power-on-reset circuit is triggered when
power is applied. When V
CC
reaches the voltage where
portions of the FPGA begin to operate (2.5 V to 3 V),
the programmable I/O output buffers are disabled and a
high-impedance pull-up resistor is provided for the user
I/O pins. A time-out delay is initiated to allow the power
supply voltage to stabilize. During this time, the power-
down mode is inhibited. The initialization state time-out
(about 11 ms to 33 ms) is determined by a 14-bit
counter driven by a self-generated, internal timer. This
nominal 1 MHz timer is subject to variations with pro-
cess, temperature, and power supply over the range of
0.5 MHz to 1.5 MHz. As shown in Table 2, five configu-
ration mode choices are available, as determined by
the input levels of three mode pins: M0, M1, and M2.
In master configuration mode, the FPGA becomes the
source of configuration clock (CCLK). Beginning con-
figuration of devices using peripheral or slave modes
must be delayed long enough for their initialization to
be completed. An FPGA with mode lines selecting a
master configuration mode extends its initialization
state using four times the delay (43 ms to 130 ms) to
ensure that all daisy-chained slave devices it may be
driving will be ready, even if the master is very fast and
the slave(s), very slow (see Figure 18). At the end of
initialization, the FPGA enters the clear state where it
clears configuration memory. The active-low, open-
drain initialization signal
INIT
indicates when the initial-
ization and clear states are complete. The FPGA tests
for the absence of an external active-low
RESET
before
it makes a final sample of the mode lines and enters
the configuration state. An external wired-AND of one
or more
INIT
pins can be used to control configuration
by the assertion of the active-low
RESET
of a master
mode device or to signal a processor that the FPGAs
are not yet initialized.
If a configuration has begun, a reassertion of
RESET
for
a minimum of three internal timer cycles will be recog-
nized and the FPGA will initiate an abort, returning to
the clear state to clear the partially loaded configura-
tion memory words. The FPGA will then resample
RESET
and the mode lines before reentering the con-
figuration state.
A reprogram is initiated when a configured FPGA
senses a high-to-low transition on the DONE/
PROG
package pin. The FPGA returns to the clear state
where configuration memory is cleared and mode lines
resampled, as for an aborted configuration. The com-
plete configuration program is
cleared and loaded dur-
ing each configuration program cycle.
Table 2. Configuration Modes
M0 M1 M2
Clock
Mode
Data
0
0
0
0
0
1
Active
Active
Master
Master
Bit Serial
Byte Wide
(Address = 0000
up)
—
Byte Wide
(Address = FFFF
down)
—
Byte Wide
—
Bit Serial
0
0
1
1
0
1
—
Reserved
Master
Active
1
1
1
1
0
0
1
1
0
1
0
1
—
Reserved
Peripheral
Reserved
Slave
Active
—
Passive
相關(guān)PDF資料
PDF描述
ATT3020-190T132I Field-Programmable Gate Arrays
ATT3020-190T44I Field-Programmable Gate Arrays
ATT3020-190T68I Field-Programmable Gate Arrays
ATT3020-190T84I Field-Programmable Gate Arrays
ATT3020-50H132I Field-Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATT3020-190T132I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-190T44I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-190T68I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-190T84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-50H132I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 肇东市| 义乌市| 城市| 托里县| 英德市| 历史| 航空| 平定县| 乐亭县| 静安区| 庄河市| 拜城县| 平江县| 阜新市| 扎囊县| 广丰县| 贡觉县| 宁波市| 鄯善县| 金华市| 樟树市| 忻城县| 吐鲁番市| 彰化县| 平陆县| 郓城县| 新化县| 凌云县| 海南省| 桃江县| 林口县| 湘乡市| 安阳县| 巴林左旗| 容城县| 高清| 武穴市| 桦甸市| 黔江区| 乡宁县| 石阡县|