欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: ATT3020-50M132I
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: Field-Programmable Gate Arrays
中文描述: 現(xiàn)場可編程門陣列
文件頁數(shù): 5/80頁
文件大小: 528K
代理商: ATT3020-50M132I
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Lucent Technologies Inc.
5
I/O Block
Each user-configurable I/O block (IOB), shown in
Figure 3, provides an interface between the external
package pin of the device and the internal user logic.
Each IOB includes both registered and direct input
paths and a programmable 3-state output buffer which
may be driven by a registered or direct output signal.
Configuration options allow each IOB an inversion, a
controlled slew rate, and a high-impedance pull-up.
Each input circuit also provides input clamping diodes
to provide electrostatic protection and circuits to inhibit
latch-up produced by input currents.
The input buffer portion of each IOB provides threshold
detection to translate external signals applied to the
package pin to internal logic levels. The global input-
buffer threshold of the IOB can be programmed to be
compatible with either TTL or CMOS levels. The buff-
ered input signal drives the data input of a storage
element which may be configured as a positive-edge
triggered D flip-flop or a low-level transparent latch. The
sense of the clock can be inverted (negative edge/high
transparent) as long as all IOBs on the same clock net
use the same clock sense. Clock/load signals (IOB pins
.ik and .ok) can be selected from either of two die edge
metal lines. I/O storage elements are reset during con-
figuration or by the active-low chip
RESET
input. Both
direct input (from IOB pin .i) and registered input (from
IOB pin .q) signals are available for interconnect.
Figure 3. Input/Output Block
5-3102(F)
OUT
INVERT
3-STATE
INVERT
OUTPUT
SELECT
SLEW
RATE
PASSIVE
PULL UP
PROGRAM-CONTROLLED MEMORY CELLS
V
CC
OUTPUT
BUFFER
FLIP-
FLOP
D
Q
R
TTL OR
CMOS
INPUT
THRESHOLD
FLIP-
FLOP
OR
LATCH
Q
D
R
.lk
.t
= PROGRAMMABLE INTERCONNECTION POINT OR PIP
CK2
(GLOBAL RESET)
I/O PAD
.o
.i
.q
3-STATE
OUT
DIRECT IN
REGISTERED IN
CK1
PROGRAM-
CONTROLLED
MULTIPLEXER
OUTPUT ENABLE
.ok
相關PDF資料
PDF描述
ATT3020-50M44I Field-Programmable Gate Arrays
ATT3020-50M68I Field-Programmable Gate Arrays
ATT3020-50M84I Field-Programmable Gate Arrays
ATT3020-50S132I Field-Programmable Gate Arrays
ATT3020-50S44I Field-Programmable Gate Arrays
相關代理商/技術參數(shù)
參數(shù)描述
ATT3020-50M44I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-50M68I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-50M84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3020-50N100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3020-50R84M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
主站蜘蛛池模板: 沙田区| 宜良县| 长寿区| 安仁县| 抚远县| 昌平区| 甘孜| 潮州市| 桂林市| 长丰县| 科尔| 溆浦县| 东宁县| 旬邑县| 锡林浩特市| 榕江县| 上饶县| 三台县| 丹东市| 茌平县| 大埔县| 罗甸县| 沁源县| 方山县| 新邵县| 龙南县| 东至县| 莱州市| 巩义市| 延寿县| 津南区| 盐池县| 临夏市| 金阳县| 凌云县| 兴和县| 娱乐| 丹棱县| 广宗县| 永福县| 伊金霍洛旗|