欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: ATT3030-50T84I
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: Field-Programmable Gate Arrays
中文描述: 現(xiàn)場可編程門陣列
文件頁數(shù): 5/80頁
文件大?。?/td> 528K
代理商: ATT3030-50T84I
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Lucent Technologies Inc.
5
I/O Block
Each user-configurable I/O block (IOB), shown in
Figure 3, provides an interface between the external
package pin of the device and the internal user logic.
Each IOB includes both registered and direct input
paths and a programmable 3-state output buffer which
may be driven by a registered or direct output signal.
Configuration options allow each IOB an inversion, a
controlled slew rate, and a high-impedance pull-up.
Each input circuit also provides input clamping diodes
to provide electrostatic protection and circuits to inhibit
latch-up produced by input currents.
The input buffer portion of each IOB provides threshold
detection to translate external signals applied to the
package pin to internal logic levels. The global input-
buffer threshold of the IOB can be programmed to be
compatible with either TTL or CMOS levels. The buff-
ered input signal drives the data input of a storage
element which may be configured as a positive-edge
triggered D flip-flop or a low-level transparent latch. The
sense of the clock can be inverted (negative edge/high
transparent) as long as all IOBs on the same clock net
use the same clock sense. Clock/load signals (IOB pins
.ik and .ok) can be selected from either of two die edge
metal lines. I/O storage elements are reset during con-
figuration or by the active-low chip
RESET
input. Both
direct input (from IOB pin .i) and registered input (from
IOB pin .q) signals are available for interconnect.
Figure 3. Input/Output Block
5-3102(F)
OUT
INVERT
3-STATE
INVERT
OUTPUT
SELECT
SLEW
RATE
PASSIVE
PULL UP
PROGRAM-CONTROLLED MEMORY CELLS
V
CC
OUTPUT
BUFFER
FLIP-
FLOP
D
Q
R
TTL OR
CMOS
INPUT
THRESHOLD
FLIP-
FLOP
OR
LATCH
Q
D
R
.lk
.t
= PROGRAMMABLE INTERCONNECTION POINT OR PIP
CK2
(GLOBAL RESET)
I/O PAD
.o
.i
.q
3-STATE
OUT
DIRECT IN
REGISTERED IN
CK1
PROGRAM-
CONTROLLED
MULTIPLEXER
OUTPUT ENABLE
.ok
相關(guān)PDF資料
PDF描述
ATT3030-70H132I Field-Programmable Gate Arrays
ATT3030-70H44I Field-Programmable Gate Arrays
ATT3030-70H68I Field-Programmable Gate Arrays
ATT3030-70H84I Field-Programmable Gate Arrays
ATT3030-70J132I Field-Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATT3030-5J100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3030-5J100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3030-5M44I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3030-5M68I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3030-5T100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
主站蜘蛛池模板: 河池市| 板桥市| 调兵山市| 万宁市| 崇文区| 衡阳县| 凉山| 土默特右旗| 阳谷县| 封丘县| 吴桥县| 肃北| 屯昌县| 青阳县| 织金县| 林州市| 平潭县| 乌苏市| 天全县| 杨浦区| 始兴县| 原平市| 青浦区| 三亚市| 固原市| 武宁县| 南木林县| 金溪县| 伊金霍洛旗| 白沙| 宝应县| 穆棱市| 渑池县| 泉州市| 双鸭山市| 乌恰县| 惠州市| 阳朔县| 沂源县| 凤台县| 沁源县|