欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： ATT3030-70H68I
廠商： Electronic Theatre Controls, Inc.
元件分類： FPGA
英文描述： Field-Programmable Gate Arrays
中文描述： 現(xiàn)場(chǎng)可編程門陣列
文件頁(yè)數(shù)： 21/80頁(yè)
文件大小： 528K
代理商： ATT3030-70H68I
Lucent Technologies Inc.
21
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Configuration
(continued)
The specific data format for each device is produced by
the bit stream generation program, and one or more of
these files can then be combined and appended to a
length count preamble and be transformed into a
PROM format file by the PROM generation program of
the
ORCA
Foundry Development System. The tie
option of the bit stream generation program defines
output levels of unused blocks of a design and con-
nects these to unused routing resources. This prevents
indeterminate levels which might produce parasitic
supply currents. This tie option can be omitted for quick
breadboard iterations where a few additional mA of I
CC
are acceptable.
The configuration bit stream begins with high preamble
bits, a 4-bit preamble code, and a 24-bit length count.
When configuration is initiated, a counter in the FPGA
is set to 0 and begins to count the total number of con-
figuration clock cycles applied to the device. As each
configuration data frame is supplied to the FPGA, it is
internally assembled into a data word. As each data
word is completely assembled, it is loaded in parallel
into one word of the internal configuration memory
array. The configuration loading process is complete
when the current length count equals the loaded length
count and the required configuration program data
frames have been written. Internal user flip-flops are
held reset during configuration.
Two user-programmable pins are defined in the uncon-
figured FPGA: high during configuration (HDC) and low
during configuration (
LDC
), and DONE/
PROG
may be
used as external control signals during configuration. In
master mode configurations, it is convenient to use
LDC
as an active-low EPROM chip enable. After the last
configuration data bit is loaded and the length count
compares, the user I/O pins become active. Options in
the bit stream generation program allow timing choices
of one clock earlier or later for the timing of the end of
the internal logic reset and the assertion of the DONE
signal. The open-drain DONE/
PROG
output can be
AND-tied with multiple FPGAs and used as an active-
high READY, an active-low PROM enable, or a RESET
to other portions of the system. The state diagram of
Figure 18 illustrates the configuration process.
相關(guān)PDF資料
PDF描述
ATT3030-70H84I Field-Programmable Gate Arrays
ATT3030-70J132I Field-Programmable Gate Arrays
ATT3030-70J44I Field-Programmable Gate Arrays
ATT3030-70J68I Field-Programmable Gate Arrays
ATT3030-70J84I Field-Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATT3030-70H84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3030-70J100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3030-70J100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3030-70J132I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3030-70J44I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 永仁县| 保定市| 开封县| 龙里县| 交城县| 黄浦区| 榆林市| 兰西县| 高碑店市| 临桂县| 修文县| 出国| 舒城县| 枝江市| 巴马| 安西县| 盐城市| 神池县| 清河县| 卫辉市| 龙州县| 江山市| 北京市| 定西市| 福安市| 沙田区| 虞城县| 吉木萨尔县| 中宁县| 韩城市| 灵川县| 台南县| 江源县| 石首市| 正宁县| 西华县| 保亭| 仁怀市| 平陆县| 鸡泽县| 桐梓县|