欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ATT3042-190M68I
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: Field-Programmable Gate Arrays
中文描述: 現場可編程門陣列
文件頁數: 14/80頁
文件大小: 528K
代理商: ATT3042-190M68I
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
14
Lucent Technologies Inc.
Programmable Interconnect
(continued)
A buffer in the upper left corner of the FPGA chip drives
a global net which is available to all .k inputs of logic
blocks. Using the global buffer for a clock signal pro-
vides a skew-free, high fan-out, synchronized clock for
use at any or all of the I/O and logic blocks. Configura-
tion bits for the .k input to each logic block can select
this global line, or another routing resource, as the
clock source for its flip-flops. This net may also be pro-
grammed to drive the die edge clock lines for IOB use.
An enhanced speed, CMOS threshold, offers direct
access to this buffer and is available at the
second pad from the top of the left die edge.
A buffer in the lower right corner of the array drives a
horizontal long line that can drive programmed connec-
tions to a vertical long line in each interconnection
column. This alternate buffer also has low skew and
high fan-out. The network formed by this alternate buf-
fer’s long lines can be selected to drive the .k inputs of
the logic blocks. CMOS threshold, high-speed access
to this buffer is available from the third pad from the
bottom of the right die edge.
Internal Buses
A pair of 3-state buffers is located adjacent to each
CLB. These buffers allow logic to drive the horizontal
long lines. Logical operation of the 3-state buffer
controls allows them to implement wide multiplexing
functions. Any 3-state buffer input can be selected as
drive for the horizontal long line bus by applying a low
logic level on its 3-state control line (see Figure 15A).
The user is required to avoid contention that can result
from multiple drivers with opposing logic levels. Control
of the 3-state input by the same signal that drives the
buffer input creates an open-drain wired-AND function.
A logical high on both buffer inputs creates a high
impedance which represents no contention. A logical
low enables the buffer to drive the long line low (see
Figure 15B). Pull-up resistors are available at each end
of the long line to provide a high output when all con-
nected buffers are nonconducting. This forms fast, wide
gating functions. When data drives the inputs and sep-
arate signals drive the 3-state control lines, these buff-
ers form multiplexers (3-state buses). In this case, care
must be used to prevent contention through multiple
active buffers of conflicting levels on a common line.
Figure 16 shows 3-state buffers, long lines, and pull-up
resistors.
Figure 14. Programmable Interconnection of Long Lines
3-STATE
相關PDF資料
PDF描述
ATT3042-190M84I Field-Programmable Gate Arrays
ATT3042-190S132I Field-Programmable Gate Arrays
ATT3042-190S44I Field-Programmable Gate Arrays
ATT3042-190S68I Field-Programmable Gate Arrays
ATT3042-190S84I Field-Programmable Gate Arrays
相關代理商/技術參數
參數描述
ATT3042-190M84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-190S132I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-190S44I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-190S68I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-190S84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
主站蜘蛛池模板: 大田县| 姜堰市| 娱乐| 卢湾区| 东台市| 南阳市| 慈利县| 罗甸县| 乳山市| 泗洪县| 靖远县| 中江县| 涟水县| 盐源县| 获嘉县| 玉门市| 东山县| 施秉县| 昌黎县| 白玉县| 新和县| 大丰市| 闵行区| 永嘉县| 绵竹市| 两当县| 托克逊县| 萝北县| 五原县| 开化县| 阜城县| 杭锦后旗| 徐州市| 青海省| 固原市| 东源县| 克山县| 绿春县| 乌兰浩特市| 兰考县| 武安市|