欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ATT3042-50T44I
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: Field-Programmable Gate Arrays
中文描述: 現(xiàn)場(chǎng)可編程門陣列
文件頁(yè)數(shù): 8/80頁(yè)
文件大小: 528K
代理商: ATT3042-50T44I
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
8
Lucent Technologies Inc.
Configurable Logic Block
(continued)
5A. Combinatorial Logic Option 1
generates two functions of four
variables each. One variable, A, must be common to both func-
tions. The second and third variables can be any choice among
B, C, Qx, and Qy. The fourth variable can be either D or E.
5B. Combinatorial Logic Option 2
generates any function of five
variables: A, D, E, and two choices among B, C, Qx, Qy.
5C. Combinatorial Logic Option 3
allows variable E to select
between two functions of four variables: both have common
inputs, A and D, and any choice among B, C, Qx, and Qy for
the remaining two variables. Option 3 can then implement
some functions of six or seven variables.
Figure 5. Combinatorial Logic Diagram
Figure 6 shows a modulo 8 binary counter with parallel
enable. It uses one CLB of each type. The partial func-
tions of six or seven variables are implemented by
using the input variable (.e) to dynamically select
between two functions of four different variables. For
the two functions of four variables each, the indepen-
dent results (F and G) may be used as data inputs to
either flip-flop or logic block output. For the single func-
tion of five variables and merged functions of six or
seven variables, the F and G outputs are identical.
Symmetry of the F and G functions and the flip-flops
allows the interchange of CLB outputs to optimize
routing efficiencies of the networks interconnecting
the logic and IOBs.
Figure 6. C8BCP Macro
A
B
C
D
E
QX
QY
ANY FUNCTION
OF UP TO 4
VARIABLES
F
ANY FUNCTION
OF UP TO 4
VARIABLES
G
QY
QX
A
B
C
D
E
ANY FUNCTION
OF 5
VARIABLES
A
B
C
D
E
QX
QY
F
G
A
B
C
D
QX
QY
A
B
C
D
E
QX
QY
F
G
ANY FUNCTION
OF UP TO 4
VARIABLES
ANY FUNCTION
OF UP TO 4
VARIABLES
M
U
X
5A
5B
5C
5-3104(F)
CLOCK
ENABLE
PARALLEL
ENABLE
CLOCK
TERMINAL
COUNT
D0
Q0
D
Q
Q1
D1
D2
Q2
D
Q
FUNCTION OF 6 VARIABLES
D
Q
FUNCTION OF 5 VARIABLES
DUAL FUNCTION OF
4 VARIABLES
5-3105(F)
相關(guān)PDF資料
PDF描述
ATT3042-50T68I Field-Programmable Gate Arrays
ATT3042-50T84I Field-Programmable Gate Arrays
ATT3042-70H132I Field-Programmable Gate Arrays
ATT3042-70H44I Field-Programmable Gate Arrays
ATT3042-70H68I Field-Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATT3042-50T68I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-50T84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-5H132I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3042-5J100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
ATT3042-5J100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
主站蜘蛛池模板: 景谷| 丽江市| 开江县| 肇州县| 清涧县| 铜鼓县| 都昌县| 万年县| 青龙| 云阳县| 石阡县| 公主岭市| 犍为县| 怀来县| 莲花县| 康保县| 临西县| 且末县| 西安市| 胶南市| 澄迈县| 海城市| 蓬安县| 华容县| 合阳县| 团风县| 区。| 梁平县| 黄骅市| 财经| 资中县| 巴塘县| 沈阳市| 凤台县| 夏邑县| 萝北县| 绵阳市| 东乡县| 平舆县| 邮箱| 五大连池市|