欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ATT3042-70M132I
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: Field-Programmable Gate Arrays
中文描述: 現場可編程門陣列
文件頁數: 29/80頁
文件大小: 528K
代理商: ATT3042-70M132I
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
Lucent Technologies Inc.
29
Performance
Device Performance
The high performance of the FPGA is due in part to the
manufacturing process, which is similar to that used for
high-speed CMOS static memories. Performance can
be measured in terms of minimum propagation times
for logic elements. The parameter which traditionally
describes the overall performance of a gate array is the
toggle frequency of a flip-flop. The configuration for
determining the toggle performance of the FPGA is
shown in Figure 26. The flip-flop output Q is fed back
through the combinatorial logic as Q to form the toggle
flip-flop.
Figure 26. Toggle Flip-Flop
FPGA performance is determined by the timing of
critical paths, including both the fixed timing for the
logic and storage elements in that path, and the timing
associated with the routing of the network. Examples
of internal worst-case timing are included in the
performance data to allow the user to make the best
use of the capabilities of the device. The
ORCA
Foundry Development System timing calculator or
ORCA
Foundry-generated simulation models should
be used to calculate worst-case paths by using actual
impedance and loading information.
Figure 27 shows a variety of elements which are
involved in determining system performance. Table 20
gives the parameter values for the different speed
grades. Actual measurement of internal timing is not
practical, and often only the sum of component
timing is relevant as in the case of input to output. The
relationship between input and output timing is arbi-
trary, and only the total determines performance.
Timing components of internal functions may be deter-
mined by the measurement of differences at the pins of
the package. A synchronous logic function which
involves a clock to block-output and a block-input to
clock setup is capable of higher-speed operation than a
logic configuration of two synchronous blocks with an
extra combinatorial block level between them. System
clock rates to 60% of the toggle frequency are practical
for logic in which an extra combinatorial level is located
between synchronized blocks. This allows implementa-
tion of functions of up to 25 variables. The use of the
wired-AND is also available for wide, high-speed
functions.
CLOCK
D Q
5-3117(F)
Figure 27. Examples of Primary Block Speed Factors
CLOCK
LOGIC
LOGIC
CLB
CLB
CLB
(K)
(K)
IOB
PAD
T
CKO
T
ILO
T
ICK
T
OP
CLOCK TO
OUTPUT
COMBINATORIAL
SETUP
IOB
T
PID
T
OKOP
T
CKO
PAD
5-3118(F)
相關PDF資料
PDF描述
ATT3042-70M44I Field-Programmable Gate Arrays
ATT3042-70M68I Field-Programmable Gate Arrays
ATT3042-70M84I Field-Programmable Gate Arrays
ATT3042-70S132I Field-Programmable Gate Arrays
ATT3042-70S44I Field-Programmable Gate Arrays
相關代理商/技術參數
參數描述
ATT3042-70M44I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-70M68I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-70M84 制造商:Alcatel-Lucent 功能描述:Field-Programmable Gate Array, 144 Cell, 84 Pin, Plastic, PLCC 制造商:ATandT 功能描述:Field-Programmable Gate Array, 144 Cell, 84 Pin, Plastic, PLCC 制造商:ATT 功能描述:Field-Programmable Gate Array, 144 Cell, 84 Pin, Plastic, PLCC
ATT3042-70M84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3042-70R132M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
主站蜘蛛池模板: 克东县| 临高县| 科技| 怀柔区| 巴彦淖尔市| 哈尔滨市| 开江县| 白山市| 新民市| 昂仁县| 同德县| 岚皋县| 玛沁县| 德惠市| 山丹县| 新兴县| 绥芬河市| 平泉县| 大英县| 祁连县| 阳山县| 灌云县| 通州区| 海林市| 连城县| 武汉市| 崇阳县| 城市| 安丘市| 丹凤县| 盱眙县| 化隆| 军事| 惠东县| 游戏| 桃园市| 双辽市| 溧阳市| 长乐市| 辛集市| 枣阳市|