欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: ATT3064
廠商: Electronic Theatre Controls, Inc.
元件分類: FPGA
英文描述: Field-Programmable Gate Arrays
中文描述: 現(xiàn)場可編程門陣列
文件頁數(shù): 30/80頁
文件大小: 528K
代理商: ATT3064
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
30
Lucent Technologies Inc.
Performance
(continued)
Logic Block Performance
Logic block performance is expressed as the propaga-
tion time from the interconnect point at the input of the
combinatorial logic to the output of the block in the
interconnect area. Combinatorial performance is inde-
pendent of the specific logic function because of the
table look-up based implementation. Timing is different
when the combinatorial logic is used in conjunction with
the storage element. For the combinatorial logic func-
tion driving the data input of the storage element, the
critical timing is data setup relative to the clock edge
provided to the flip-flop element. The delay from the
clock source to the output of the logic block is critical in
the timing of signals produced by storage elements.
Loading of a logic block output is limited only by the
resulting propagation delay of the larger interconnect
network. Speed performance of the logic block is a
function of supply voltage and temperature (see
Figures 28 and 29).
Interconnect Performance
Interconnect performance depends on the routing
resource used to implement the signal path. As dis-
cussed earlier, direct interconnect from block to block
provides a fast path for a signal. The single metal
segment used for long lines exhibits low resistance
from end to end, but relatively high capacitance.
Signals driven through a programmable switch will
have the additional impedance of the switch added to
their normal drive impedance.
General-purpose interconnect performance depends
on the number of switches and segments used, the
presence of the bidirectional repowering buffers, and
the overall loading on the signal path at all points along
the path. In calculating the worst-case timing for a
general interconnect path, the timing calculator portion
of the
ORCA
Foundry
Development System accounts
for all of these elements.
As an approximation, interconnect timing is propor-
tional to the summation of totals of local metal seg-
ments beyond each programmable switch. In effect, the
time is a sum of R-C time each approximated by an R
times the total C it drives. The R of the switch and the C
of the interconnect are functions of the particular
device performance grade.
For a string of three local interconnects, the approxi-
mate time at the first segment after the first switch
resistance would be three units—an additional two
units after the next switch plus an additional unit after
the last switch in the chain. The interconnect R-C chain
terminates at each repowering buffer. The capacitance
of the actual block inputs is not significant; the capaci-
tance is in the interconnect metal and switches.
Figure 30 illustrates this.
相關(guān)PDF資料
PDF描述
ATT3064-100H132I Field-Programmable Gate Arrays
ATT3064-100H44I Field-Programmable Gate Arrays
ATT3000 Field-Programmable Gate Arrays
ATT3020 Field-Programmable Gate Arrays
ATT3020-100H132I Field-Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATT3064-100H132I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3064-100H44I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3064-100H68I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3064-100H84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
ATT3064-100J132I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
主站蜘蛛池模板: 海盐县| 陇南市| 陕西省| 巴里| 凤山县| 策勒县| 克拉玛依市| 大兴区| 稷山县| 普格县| 黄冈市| 女性| 文登市| 宜阳县| 荃湾区| 桦南县| 城固县| 屏东市| 彭泽县| 丹巴县| 绵竹市| 桃园县| 凉山| 长岭县| 金川县| 绍兴市| 观塘区| 余庆县| 翁牛特旗| 金山区| 巴里| 阳东县| 广安市| 德州市| 新闻| 滁州市| 五台县| 乌兰察布市| 南澳县| 宁城县| 镇沅|