- 您現在的位置：買賣IC網 > PDF目錄379702 > AX88178L (Electronic Theatre Controls, Inc.) USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller PDF資料下載
參數資料
| 型號： | AX88178L |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller |
| 中文描述： | USB接口10/100/1000千兆以太網/電話線網絡控制器 |
| 文件頁數： | 23/35頁 |
| 文件大小： | 218K |
| 代理商： | AX88178L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
ASIX ELECTRONICS CORPORATION
23
AX88178 L
USB to 10/100/1000 Gigabit Ethernet/HomePNA Controller
6.2.1.22 GPIO Register (1Fh, write only)
Bit7
Bit6
RSE
Reserved
GPO0EN: Pin GPIO0 Output Enable.
1: Output is enabled (meaning GPIO0 is used as an output pin).
0: Output is tri-stated (meaning GPIO0 is used as an input pin) (default).
GPO_0: Pin GPIO0 Output Value.
GPO1EN: Pin GPIO1 Output Enable.
1: Output is enabled (meaning GPIO1 is used as an output pin).
0: Output is tri-stated (meaning GPIO1 is used as an input pin) (default).
GPO_1: Pin GPIO1 Output Value.
0: (default).
GPO2EN: Pin GPIO2 Output Enable.
1: Output is enabled (meaning GPIO2 is used as an output pin).
0: Output is tri-stated (meaning GPIO2 is used as an input pin) (default).
GPO_2: Pin GPIO2 Output Value.
0: (default).
RSE: Reload Serial EEPROM.
1: Enable.
0: Disabled (default)
6.2.1.23 Software Reset Register (20h, write only)
Bit7
Bit6
Bit5
0
1
0
RR: Clear frame length error for Bulk In.
1: set high to clear state.
0: set low to exit clear state (default).
RT: Clear frame length error for Bulk Out.
1: set high to enter clear state.
0: set low to exit clear state (default).
PRTE: External Phy Reset pin Tri-state Enable.
1: Enable, i.e., the external PHYRST_N pin is tri-stated (default). This allows the PHYRST_N pin’s active level to
be controlled by external pulled-up (active high during power-on) or pulled-down resistor (active low during
power-on).
0: Disabled, i.e., the external PHYRST_N pin’s level is driven by either PRL bit or internal “USB RESET” based on
the setting in SCPR bit in Flag byte of EEPROM.
PRL: External Phy Reset pin Level. When SCPR bit = 1 and PRTE = 0, this bit controls the output level of external
PHYRST_N pin.
1: Set to high (default).
0: Set to low.
BZ: Force Bulk In to return a Zero-length packet.
1: Software can force Bulk In to return a zero-length USB packet.
0: Normal operation mode (default).
Bit [7:5]: Please always write 010 to these bits.
Bit5
GPO_2
Bit4
Bit3
GPO_1
Bit2
Bit1
GPO_0
Bit0
GPO2EN
GPO1EN
GPO0EN
Bit4
BZ
Bit3
PRL
Bit2
PRTE
Bit1
RT
Bit0
RR
相關PDF資料 |
PDF描述 |
|---|---|
| AY-5-8116 | DUAL BAUD RATE GENERATOR |
| AY-5-8116T | DUAL BAUD RATE GENERATOR |
| AY-5-8136 | DUAL BAUD RATE GENERATOR |
| AY-5-8136T | DUAL BAUD RATE GENERATOR |
| AY5-8116 | DUAL BAUD RATE GENERATOR |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AX88179 | 制造商:ASIX 制造商全稱:ASIX 功能描述:AX88179 -- USB3.0 轉 10/100/1000M 千兆以太網控制芯片 |
| AX88179QF | 制造商:ASIX Electronics Corporation 功能描述: |
| AX88180 | 制造商:ASIX 制造商全稱:ASIX 功能描述:High-Performance Non-PCI 32-bit 10/100/1000M Gigabit Ethernet Controller |
| AX88180LF | 制造商:ASIX 功能描述:NON PCI MAC CONTROLLER 10/100/1000 |
| AX88190 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCMCIA Fast Ethernet MAC Controller |
發布緊急采購，3分鐘左右您將得到回復。