- 您現在的位置：買賣IC網 > PDF目錄357610 > AZ100E131FN (Arizona Microtek, Inc.) ECL/PECL 4-bit D Flip-Flop PDF資料下載
參數資料
| 型號： | AZ100E131FN |
| 廠商： | Arizona Microtek, Inc. |
| 英文描述： | ECL/PECL 4-bit D Flip-Flop |
| 中文描述： | ECL / PECL的4位D觸發器 |
| 文件頁數： | 1/6頁 |
| 文件大小： | 84K |
| 代理商： | AZ100E131FN |
AZ10E131
AZ100E131
ECL/PECL 4-bit D Flip-Flop
1630 S. STAPLEY DR., SUITE 127
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com
ARIZONA MICROTEK, INC.
FEATURES
1100 MHz Min. Toggle Frequency
Differential Outputs
Individual and Common Clocks
Individual Resets (asynchronous)
Paired Sets (asynchronous)
Operating Range of 4.2V to 5.46V
75k
Ω
Internal Input Pulldown Resistors
Direct Replacement for On Semiconductor
MC10E131 & MC100E131
DESCRIPTION
The AZ10/100E131 is a quad master-slave D-type flip-flop with differential outputs. Each flip-flop may be
clocked separately by holding Common Clock (C
C
) LOW and using the Clock Enable (ˉˉ n) inputs for clocking.
Common clocking is achieved by holding the ˉˉ n inputs LOW and using C
C
to clock all four flip-flops. In this
case, the ˉˉ n inputs perform the function of controlling the common clock to each flip-flop.
Individual asynchronous resets are provided (Rn). Asynchronous set controls (Sn) are ganged together in pairs,
with the pairing chosen to reflect physical chip symmetry.
Data enters the master when both C
C
and ˉˉ n are LOW, and transfers to the slave when either C
C
or ˉˉ n (or
both) go HIGH.
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.
* All V
CC
and V
CCO
pins are tied together on the die.
26
27
28
1
2
3
4
V
CCO
V
CC
NC
V
CCO
V
EE
25
24
23
22
21
20
1918
17
16
15
14
13
12
11
10
9
8
7
6
5
R3
D2
CE2
R2
Q3
Q3
Q2
Q2
Q1
Q1
Q0
Q0
R1
CE1
D1
R0
CE0
D0
S03
C
C
S12
D3
CE3
Pinout: 28-Lead
PLCC (top view)
PACKAGE AVAILABILITY
PART NUMBER
PACKAGE
MARKING
AZM10E131
<Date Code>
AZM100E131
<Date Code>
NOTES
PLCC 28
AZ10E131FN
1,2
PLCC 28
AZ100E131FN
1,2
1
2
Add R2 at end of part number for 13 inch (2.5K parts) Tape & Reel.
Date code format: “YY” for year followed by “WW” for week.
相關PDF資料 |
PDF描述 |
|---|---|
| AZ100EL01D | ECL/PECL 4-Input OR/NOR |
| AZ100EL01 | ECL/PECL 4-Input OR/NOR |
| AZ10E131FN | ECL/PECL 4-bit D Flip-Flop |
| AZ10E131 | ECL/PECL 4-bit D Flip-Flop |
| B-08-2 | INTERCONNECTION DEVICE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AZ100E142 | 制造商:AZM 制造商全稱:AZM 功能描述:ECL/PECL 9-bit Shift Register |
| AZ100E142FN | 制造商:AZM 制造商全稱:AZM 功能描述:ECL/PECL 9-bit Shift Register |
| AZ100EL01 | 制造商:AZM 制造商全稱:AZM 功能描述:ECL/PECL 4-Input OR/NOR |
| AZ100EL01D | 制造商:AZM 制造商全稱:AZM 功能描述:ECL/PECL 4-Input OR/NOR |
| AZ100EL01T | 制造商:AZM 制造商全稱:AZM 功能描述:ECL/PECL 4-Input OR/NOR |
發布緊急采購，3分鐘左右您將得到回復。