- 您現在的位置：買賣IC網 > PDF目錄352571 > BU-65144F2-170Y Controller Miscellaneous - Datasheet Reference PDF資料下載
參數資料
| 型號： | BU-65144F2-170Y |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項-數據表參考 |
| 文件頁數： | 1/24頁 |
| 文件大小： | 219K |
| 代理商： | BU-65144F2-170Y |
BU-65142 and BUS-65142 SERIES
The BUS-65142 Series is a com-
plete dual redundant MIL-STD-
1553 Remote Terminal Unit (RTU)
packaged in a small 1.9" x 2.1"
hybrid. The device is based upon
two
DDC
custom
ICs,
which
includes two monolithic bi-polar low
power transceivers and one CMOS
protocol containing data buffers
and timing control logic. It supports
all 13 mode codes for dual redun-
dant operation, any combinaion of
which can be illegalized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BUS-65142 Series
special features. A 14-bit built-in-
test word register stores RTU infor-
mation, and sends it to the Bus
Controller in response to the Mode
Command Transmit Bit Word. The
BUS-65142 Series performs contin-
uous on-line wraparound self-test,
and provides four error flags to the
host CPU. Inputs are provided for
host CPU control of 6 bits of the
RTU Status Word.
Its small hermetic package, -55°C
to +125°C operating temperature
range, and complete RTU operation
make the BUS-65142 ideal for most
MIL-STD-1553 applications requir-
ing hardware or microprocessor
subsystems.
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
FEATURES
Complete Intergrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Direct Interface to Systems With
No Processor
Radiation Tolerant Version
Available
Space Qualified Version
Available
High Reliability Screening
Available
DATA
BUS A
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
BUFFER
TRANSFER
CONTROLS
CURRENT
WORD
COUNTER
COMMAND
LATCH
STATUS
REGISTER
ERROR FLAGS
TIMING FLAGS
NBGT
INCMD
BITEN
STATEN
GBR
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
DAT/CMD
A5-A10
A0-A4
DTREQ
DTGRT
DTACK
DTSTR
R/W
DB0-DB15
BUF ENA
M
U
X
WATCHDOG
TIMEOUT
DDC CUSTOM CHIP
RT ADDRESS
+
PARITY
16 MHz CLOCK
FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM
DESCRIPTION
1988, 1999 Data Device Corporation
相關PDF資料 |
PDF描述 |
|---|---|
| BU-65144F2-170Z | Controller Miscellaneous - Datasheet Reference |
| BU-65144F2-180 | Controller Miscellaneous - Datasheet Reference |
| BU-65144F2-180K | Controller Miscellaneous - Datasheet Reference |
| BU-65144F2-180L | Controller Miscellaneous - Datasheet Reference |
| BU-65144F2-180Q | Controller Miscellaneous - Datasheet Reference |
相關代理商/技術參數 |
參數描述 |
|---|---|
| BU65170G0-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| BU65170G0-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| BU65170G0-120 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| BU65170G0-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| BU65170G0-300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
發布緊急采購，3分鐘左右您將得到回復。