欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: BU-65170V3-520Q
廠商: DATA DEVICE CORP
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
封裝: 48.30 X 25.40 MM, 3.81 MM HEIGHT, FP-70
文件頁數: 1/44頁
文件大小: 563K
代理商: BU-65170V3-520Q
BU-65170/61580 and BU-61585
DESCRIPTION
DDC's BU-65170, BU-61580 and
BU-61585 Bus Controller / Remote
Terminal
/
Monitor
Terminal
(BC/RT/MT)
A d v anced
Communication Engine (ACE) termi-
nals comprise a complete integrated
interface between a host processor
and a MIL-STD-1553 A and B or
STANAG 3838 bus.
The ACE series is packaged in a 1.9 -
square-inch,
70-pin,
low-profile,
cofired
MultiChip
Module
(MCM)
ceramic package that is well suited for
applications with stringent height
requirements.
The BU-61585 ACE integrates dual
transceiver, protocol, memory man-
agement, processor interface logic,
and a total of 12K words of RAM in a
choice of DIP or flat pack packages.
The BU-61585 requires +5 V power
and either -15 V or -12 V power.
The BU-61585 internal RAM can be
configured as 12K x 16 or 8K x 17.
The 8K x 17 RAM feature provides
capability for memory integrity check-
ing by implementing RAM parity gen-
eration and verification on all access-
es. To minimize board space and
“glue” logic, the ACE provides ultimate
flexibility in interfacing to a host
processor and internal/external RAM.
The advanced functional architecture
of the ACE terminals provides soft-
ware
compatibility
to
DDC's
Advanced Integrated Multiplexer (AIM)
series hybrids, while incorporating a
multiplicity of architectural enhance-
ments. It allows flexible operation
while off-loading the host processor,
ensuring data sample consistency,
and supports bulk data transfers.
The ACE hybrids may be operated at
either 12 or 16 MHz. Wire bond
options allow for programmable RT
address (hardwired is standard) and
external transmitter inhibit inputs.
MIL-STD-1553A/B NOTICE 2 RT and BC/RT/MT,
ADVANCED COMMUNICATION ENGINE (ACE)
FEATURES
Fully Integrated MIL-STD-1553
Interface Terminal
Flexible Processor/Memory
Interface
Standard 4K x 16 RAM and
Optional 12K x 16 or 8K x 17 RAM
Available
Optional RAM Parity
Generation/Checking
Automatic BC Retries
Programmable BC Gap Times
BC Frame Auto-Repeat
Flexible RT Data Buffering
Programmable Illegalization
Selective Message Monitor
Simultaneous RT/Monitor Mode
TRANSCEIVER
A
CH. A
TRANSCEIVER
B
CH. B
DUAL
ENCODER/DECODER,
MULTIPROTOCOL
AND
MEMORY
MANAGEMENT
RT ADDRESS
SHARED
RAM
ADDRESS BUS
PROCESSOR
AND
MEMORY
INTERFACE
LOGIC
DATA BUS
D15-D0
A15-A0
DATA
BUFFERS
ADDRESS
BUFFERS
PROCESSOR
DATA BUS
PROCESSOR
ADDRESS BUS
MISCELLANEOUS
INCMD
CLK_IN, TAG_CLK,
MSTCLR,SSFLAG/EXT_TRG
RTAD4-RTAD0, RTADP
TRANSPARENT/BUFFERED, STRBD, SELECT,
RD/WR, MEM/REG, TRIGGER_SEL/MEMENA-IN,
MSB/LSB/DTGRT
IOEN, MEMENA-OUT, READYD
ADDR_LAT/MEMOE, ZERO_WAIT/MEMWR,
8/16-BIT/DTREQ, POLARITY_SEL/DTACK
INT
PROCESSOR
AND
MEMORY
CONTROL
INTERRUPT
REQUEST
TX/RX_A
TX/RX_B
*
* SEE ORDERING INFORMATION FOR AVAILABLE MEMORY
1992, 1999 Data Device Corporation
ACE User’s Guide
Also Available
FIGURE 1. ACE BLOCK DIAGRAM
相關PDF資料
PDF描述
BU-65170V6-300Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-65170V6-470Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-61559D1-800Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-800Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D2-520Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
相關代理商/技術參數
參數描述
BU65171S3100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
BU65171S3110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
BU65171S3120 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
BU65171S3300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
BU65171V3100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
主站蜘蛛池模板: 彭泽县| 江城| 肇东市| 大丰市| 英超| 嘉鱼县| 温州市| 磐安县| 淅川县| 同仁县| 旬邑县| 西乡县| 横山县| 河源市| 汕头市| 纳雍县| 枝江市| 四会市| 定远县| 肇东市| 青海省| 丹棱县| 黄山市| 砚山县| 宾阳县| 普兰县| 巨鹿县| 调兵山市| 芦山县| 铜川市| 枣强县| 响水县| 罗田县| 弋阳县| 永昌县| 宾川县| 广汉市| 商水县| 永川市| 江油市| 中牟县|