- 您現在的位置：買賣IC網 > PDF目錄257680 > CAT1025ZD4A-30 (ON SEMICONDUCTOR) 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 PDF資料下載
參數資料
| 型號： | CAT1025ZD4A-30 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 |
| 封裝： | LEAD AND HALOGEN FREE, 3 X 3 MM, 0.80 MM HEIGHT, MO-229, TDFN-8 |
| 文件頁數： | 17/17頁 |
| 文件大小： | 110K |
| 代理商： | CAT1025ZD4A-30 |
9
Preliminary Information
CAT1024, CAT1025
Doc No. 3008, Rev. H
EMBEDDED EEPROM OPERATION
The CAT1024 and CAT1025 feature a 2kbit embedded
serial EEPROM that supports the I2C Bus data
transmission protocol. This Inter-Integrated Circuit Bus
protocol defines any device that sends data to the bus to
be a transmitter and any device receiving data to be a
receiver. The transfer is controlled by the Master device
which generates the serial clock and all START and
STOP conditions for bus access. Both the Master device
and Slave device can operate as either transmitter or
receiver, but the Master device controls which mode is
activated.
I2C Bus Protocol
The features of the I2C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes in
the data line while the clock line is high will be interpreted
as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT1024/25 monitors the
SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The Master begins a transmission by sending a START
condition. The Master sends the address of the particular
slave device it is requesting. The four most significant
bits of the 8-bit slave address are programmable in metal
and the default is 1010.
The last bit of the slave address specifies whether a
Read or Write operation is to be performed. When this bit
is set to 1, a Read operation is selected, and when set
to 0, a Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT1024/25 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT1024/25 then performs a Read or Write operation
depending on the R/
W bit.
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
ACK
8TH BIT
BYTE n
SCL
SDA
Figure 4. Write Cycle Timing
tHIGH
SCL
SDA IN
SDA OUT
tLOW
tF
tLOW
tR
tBUF
tSU:STO
tSU:DAT
tHD:DAT
tHD:STA
tSU:STA
tAA
tDH
Figure 3. Bus Timing
相關PDF資料 |
PDF描述 |
|---|---|
| CAT1161LI30 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 |
| CAT1021LI-42-G | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDIP8 |
| CP1001-9VGTW | 1-OUTPUT 152 W DC-DC REG PWR SUPPLY MODULE |
| CM1301-7EPV3F | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
| CM1301-9ERV2AF | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CAT1025ZD4I-25T3 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 2K EEPROM - Tape and Reel |
| CAT1025ZD4I-28 | 制造商:Catalyst Semiconductor 功能描述: |
| CAT1025ZD4I-28T3 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 2K EEPROM - Tape and Reel |
| CAT1025ZD4I-30T3 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 2K EEPROM - Tape and Reel |
| CAT1025ZD4I-42T3 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 2K EEPROM - Tape and Reel |
發布緊急采購，3分鐘左右您將得到回復。