- 您現在的位置：買賣IC網 > PDF目錄257676 > CAT1320WI-42TE13 (ON SEMICONDUCTOR) 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 PDF資料下載
參數資料
| 型號： | CAT1320WI-42TE13 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| 封裝： | LEAD AND HALOGEN FREE, MS-012, SOIC-8 |
| 文件頁數： | 18/18頁 |
| 文件大小： | 147K |
| 代理商： | CAT1320WI-42TE13 |
9
Advance Information
CAT1320, CAT1321
Doc No. 25085, Rev. 00
ACKNOWLEDGE
After a successful data transfer, each receiving device
is required to generate an acknowledge. The
acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
The CAT1320/21 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation,
it responds with an acknowledge after receiving each 8-
bit byte.
When the CAT1320/21 begins a READ mode it transmits
8 bits of data, releases the SDA line and monitors the
line for an acknowledge. Once it receives this
acknowledge, the CAT1320/21 will continue to transmit
data. If no acknowledge is sent by the Master, the device
terminates data transmission and waits for a STOP
condition.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information (with
the R/
W bit set to zero) to the Slave device. After the Slave
generates an acknowledge, the Master sends two 8-bit
address bytes that are to be written into the address
pointers of the device. After receiving another acknowledge
from the Slave, the Master device transmits the data to be
written into the addressed memory location. The CAT1320/
21 acknowledges once more and the Master generates
the STOP condition. At this time, the device begins an
internal programming cycle to non-volatile memory. While
the cycle is in progress, the device will not respond to any
request from the Master device.
Figure 7. Slave Address Bits
CAT
Default Configuration
1010
A2
A1
A0
R/W
START BIT
SDA
STOP BIT
SCL
Figure 5. Start/Stop Timing
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
Figure 6. Acknowledge Timing
相關PDF資料 |
PDF描述 |
|---|---|
| CAT1022LI42 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 |
| CTDD1107S-1212S3K-2 | 1-OUTPUT 2 W DC-DC UNREG PWR SUPPLY MODULE |
| CD-700KACGBB-62.208 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KACGBB-65.536 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KACGCB-65.536 | PHASE LOCKED LOOP, CQCC16 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CAT1320WI45 | 功能描述:監(jiān)控電路 CPU w/32K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數: 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1320WI-45-G | 功能描述:監(jiān)控電路 CPU w/32K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數: 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1320WI-45-GT3 | 功能描述:監(jiān)控電路 CPU SUP W/32K EEPROM RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數: 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1320WI-45-T3 | 功能描述:監(jiān)控電路 CPU w/32K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數: 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1320YI25 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。