- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄257676 > CD-700KAFGEB-24.576 (VECTRON INTERNATIONAL) PHASE LOCKED LOOP, CQCC16 PDF資料下載
參數(shù)資料
| 型號： | CD-700KAFGEB-24.576 |
| 廠商： | VECTRON INTERNATIONAL |
| 元件分類： | XO, clock |
| 英文描述： | PHASE LOCKED LOOP, CQCC16 |
| 封裝： | HERMETIC SEALED, CERAMIC, SMD-16 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大小： | 146K |
| 代理商： | CD-700KAFGEB-24.576 |
CD-700, VCXO Based PLL
Vectron International 166 Glover Avenue, Norwalk CT 06856-5160
Tel:1-88-VECTRON-1
e-mail: vectron@vectron.com
Performance Characteristics
Table 1. Electrical Performance
Parameter
Symbol
Min
Typical
Maximum
Units
Output Frequency (ordering option)
OUT1, 5.0 V option
OUT1, 3.3 V option
12.000
65.536
51.840
MHz
Supply Voltage
1
+5.0
+3.3
V
DD
4.5
2.97
5.0
3.3
5.5
3.63
V
Supply Current
I
DD
63
mA
Output Logic Levels
Output Logic High
2
Output Logic Low
2
V
OH
V
OL
2.5
0.5
V
Output Transition Times
Rise Time
2
Fall Time
2
t
R
t
F
5
ns
Input Logic Levels
Output Logic High
2
Output Logic Low
2
V
IH
V
IL
2.0
0.5
V
Loss of Signal Indication
Output Logic High
2
Output Logic Low
2
V
OH
V
OL
2.5
0.5
V
Nominal Frequency on Loss of Signal
Output 1
Output 2
±75
ppm
Symmetry or Duty Cycle
3
Out 1
Out 2
RCLK
SYM1
SYM2
RCLK
40/60
45/55
40/60
%
Absolute Pull Range (ordering option)
over operating temperature, aging, and
power supply variations
APR
±50
±80
±100
ppm
Test Conditions for APR (+5.0 V option)
V
C
0.5
4.5
V
Test Conditions for APR (+3.3 V option)
V
C
0.3
3.0
V
Gain Transfer
Positive
Phase Detector Gain
+5V option
+3.3V option
0.53
0.35
rad/V
Operating temperature (ordering option)
0/70 or –40/85
°C
Control Voltage Leakage Current
I
VCXO
±1
uA
1. A 0.01uF and 0.1uF parallel capacitor should be located as close to pin 14 as possible (and grounded).
2. Figure 2 defines these parameters. Figure 3 illustrates the equivalent five gate TTL load and operating conditions under which
these parameters are tested and specified. Loads greater than 15 pF will adversely effect rise/fall time as well as symmetry.
3. Symmetry is defined as (ON TIME/PERIOD with Vs=1.4 V for both 5.0 V and 3.3 V operation.
Figure 2. Output Waveform
Figure 3. OUT1, OUT2, RCLK, RDATA
Test Conditions (25
±±±±5°C)
80
%
1.4V
20
%
tF
tR
Period
On Time
+
-
+
-
IC
VC
13
.1
F
.01
F
15pF
14
16
IDD
650
VDD
1.8k
7
相關PDF資料 |
PDF描述 |
|---|---|
| CD-700KAFGHB-32.768 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KAFGKB-19.440 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KAFHCB-25.000 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KAFHDB-32.768 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KAFHGB-32.768 | PHASE LOCKED LOOP, CQCC16 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD-700-KAF-GEB-25.000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAF-GEB-27.000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAF-GEB-28.704 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAF-GEB-30.000 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| CD-700-KAF-GEB-30.720 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
發(fā)布緊急采購，3分鐘左右您將得到回復。