- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379806 > CD40105 (Intersil Corporation) CMOS FIFO Register PDF資料下載
參數(shù)資料
| 型號(hào)： | CD40105 |
| 廠(chǎng)商： | Intersil Corporation |
| 英文描述： | CMOS FIFO Register |
| 中文描述： | FIFO寄存器的CMOS |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大小： | 116K |
| 代理商： | CD40105 |
7-1317
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD40105BMS
CMOS FIFO Register
Description
CD40105BMS is a low-power first-in-first-out (FIFO) “elastic”
storage register that can store 16 4-bit words. It is capable of
handling input and output data at different shifting rates. This
feature makes it particularly useful as a buffer between asyn-
chronous systems.
Each word position in the register is clocked by a control flip-
flop, which stores a marker bit. A “1” signifies that the posi-
tion’s data is filled and a “0” denotes a vacancy in that posi-
tion. The control flip-flop detects the state of the preceding
flip-flop and communicates its own status to the succeeding
flip-flop. When a control flip-flop is in the “0” state and sees a
“1” in the preceding flip-flop, it generates a clock pulse that
transfers data from the preceding four data latches into its
own four data latches and resets the preceding flip-flop to
“0”. The first and last control flip-flops have buffered outputs.
Since all empty locations “bubble” automatically to the input
end, and all valid data ripple through to the output end, the
status of the first control flip-flop (DATA-IN READY) indicates
if the FIFO is full, and the status of the last flip-flop (DATA-
OUT READY) indicates if the FIFO contains data. As the
earliest data are removed from the bottom of the data stack
(the output end), all data entered later will automatically
propagate (ripple) toward the output.
Loading Data
- Data can be entered whenever the DATA-IN
READY (DIR) flag is high, by a low to high transition on the
SHIFT-IN (SI) input. This input must go low momentarily
before the next word is accepted by the FIFO. The DIR flag
will go low momentarily, until that data have been transferred
to the second location. The flag will remain low when all 16-
word locations are filled with valid data, and further pulses
on the SI input will be ignored until DIR goes high.
Features
4 Bits x 16 Words
High Voltage Type (20V Rating)
Independent Asynchronous Inputs and Outputs
3-State Outputs
Expandable in Either Direction
Status Indicators on Input and Output
Reset Capability
Standardized Symmetrical Output Characteristics
100% Tested for Quiescent Current at 20V
5V, 10V and 15V Parametric Ratings
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25
o
C
Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
Bit Rate Smoothing
CPU/Terminal Buffering
Data Communications
Peripheral Buffering
Line Printer Input Buffers
Auto Dialers
CRT Buffer Memories
Radar Data Acquisition
December 1992
File Number
3353
Continued on next page
Pinout
CD40105BMS
TOP VIEW
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
3 - STATE
CONTROL
DIR
SI
D0
D1
D2
VSS
D3
VDD
DOR
Q0
Q1
Q2
Q3
MR
SO
Functional Diagram
13
12
11
10
14
2
Q0
Q1
Q2
Q3
DATA-OUT
READY
DATA-IN
READY
4
5
6
7
3
15
D0
D1
D2
D3
SHIFT IN
SHIFT OUT
1
9
3-STATE
CONTROL
MASTER
RESET
VDD = 16
VSS = 8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD40105BMS | CMOS FIFO Register(CMOS 先進(jìn)先出寄存器) |
| CD40106BC | Hex Schmitt Trigger(六施密特觸發(fā)器) |
| CD40106BMJ | 16-Bit Transparent D-Type Latch With 3-State Outputs 48-SSOP -40 to 85 |
| CD40106 | CMOS HEX SCHMITT TRIGGERS |
| CD40106BMN | 16-Bit Transparent D-Type Latch With 3-State Outputs 48-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD40105B | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:CMOS FIFO REGISTER |
| CD40105BD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CD40105BDMSR | 制造商:Intersil Corporation 功能描述:FIFO REGISTER SGL 4-CH CMOS 16CDIP - Rail/Tube |
| CD40105BE | 功能描述:寄存器 CMOS FIFO RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| CD40105BEE4 | 功能描述:寄存器 CMOS FIFO RoHS:否 制造商:NXP Semiconductors 邏輯類(lèi)型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。