欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: CD4021BCN
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: 8-Stage Static Shift Register
中文描述: 4000/14000/40000 SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16
封裝: 0.300 INCH, PLASTIC, MS-001, DIP-16
文件頁數(shù): 1/9頁
文件大小: 93K
代理商: CD4021BCN
7-80
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD4014BMS,
CD4021BMS
CMOS 8-Stage Static Shift Registers
Description
CD4014BMS -Synchronous Parallel or Serial Input/Serial Output
CD4021BMS -Asynchronous Parallel Input or Synchronous
Serial Input/Serial Output
CD4014BMS and CD4021BMS series types are 8-stage paral-
lel- or serial-input/serial output registers having common CLOCK
and PARALLEL/SERIAL CONTROL inputs, a single SERIAL
data input, and individual parallel “JAM” inputs to each register
stage. Each register stage is a D-type, master-slave flip-flop. In
addition to an output from stage 8, “Q” outputs are also available
from stages 6 and 7. Parallel as well as serial entry is made into
the register synchronously with the positive clock line transition in
the CD4014BMS. In the CD4021BMS serial entry is synchro-
nous with the clock but parallel entry is asynchronous. In both
types, entry is controlled by the PARALLEL/SERIAL CONTROL
input. When the PARALLEL/SERIAL CONTROL input is low,
data is serially shifted into the 8-stage register synchronously
with the positive transition of the clock line. When the PARALLEL/
SERIAL CONTROL input is high, data is jammed into the 8-
stage register via the parallel input lines and synchronous with
the positive transition of the clock line. In the CD4021BMS, the
CLOCK input of the internal stage is “forced” when asynchro-
nous parallel entry is made. Register expansion using multiple
packages is permitted.
The CD4014BMS and CD4021BMS are supplied in these 16
lead outline packages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
H4T
H1F
H6W
Features
High Voltage Types (20V Rating)
Medium Speed Operation 12MHz (Typ.) Clock Rate at
VDD-VSS = 10V
Fully Static Operation
8 Master-Slave Flip-Flops Plus Output Buffering and
Control Gating
100% Tested for Quiescent Current at 20V
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25
o
C
Noise Margin (Full Package Temperature Range)
1V at VDD = 5V
2V at VDD = 10V
2.5V at VDD = 15V
Standardized Symmetrical Output Characteristics
5V, 10V and 15V Parametric Ratings
Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
`B' Series CMOS Devices
Applications:
Parallel Input/Serial Output Data Queueing
Parallel to Serial Data Conversion
General Purpose Register
File Number
3294
December 1992
Functional Diagram
14 15
13
1
4
5
6
7
16
1 2 3 4 5 6 7 8
VDD
PAR. IN
VSS
12
3
2
11
10
9
Q6
Q7
Q8
PARALLEL/SERIAL
CONTROL
SERIAL IN
CLOCK
B
O
8
Pinout
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
PI-8
Q6
Q8
PI-4
PI-3
PI-2
VSS
PI-1
VDD
PI-6
PI-5
Q7
SERIAL IN
CLOCK
PARALLEL/SERIAL
CONTROL
PI-7
相關PDF資料
PDF描述
CD4022BC Decade Counter/Divider with 10 Decoded Outputs, Divide-by-8 Counter/Divider with 8 Decoded Outputs
CD4022BCJ Decade Counter/Divider with 10 Decoded Outputs, Divide-by-8 Counter/Divider with 8 Decoded Outputs
CD4022BCN Decade Counter/Divider with 10 Decoded Outputs, Divide-by-8 Counter/Divider with 8 Decoded Outputs
CD4022BM Decade Counter/Divider with 10 Decoded Outputs
CD4022BMJ Replaced by PGA204 :
相關代理商/技術參數(shù)
參數(shù)描述
CD4021BCN 制造商:Fairchild Semiconductor Corporation 功能描述:IC 4000 CMOS 4021 DIP16 15V
CD4021BCN_Q 功能描述:計數(shù)器移位寄存器 8-Stage Shift Reg RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
CD4021BD 制造商:RCA 功能描述:Shift Register, 16 Pin, Ceramic, DIP
CD4021BD3 制造商:Rochester Electronics LLC 功能描述:- Bulk
CD4021BDMSR 制造商:Intersil Corporation 功能描述:SHIFT REGISTER SGL 8BIT SERL/PARALLEL TO PARALLEL 16PIN SBDI - Rail/Tube
主站蜘蛛池模板: 康保县| 潢川县| 唐河县| 东乌| 将乐县| 察雅县| 勃利县| 山东省| 张家港市| 潍坊市| 龙江县| 尚义县| 临清市| 通辽市| 镇康县| 黄浦区| 耿马| 梁山县| 阿瓦提县| 都昌县| 若尔盖县| 长子县| 商河县| 乐陵市| 榕江县| 玉屏| 南开区| 漳平市| 横峰县| 九江县| 四子王旗| 灌南县| 兴安县| 武城县| 灵石县| 清苑县| 汉阴县| 肇庆市| 徐汇区| 格尔木市| 纳雍县|