- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379817 > CD4098BMS (Intersil Corporation) CMOS Dual Monostable Multivibrator(CMOS雙路單穩(wěn)態(tài)多頻振蕩器) PDF資料下載
參數(shù)資料
| 型號： | CD4098BMS |
| 廠商： | Intersil Corporation |
| 英文描述： | CMOS Dual Monostable Multivibrator(CMOS雙路單穩(wěn)態(tài)多頻振蕩器) |
| 中文描述： | CMOS雙單穩(wěn)態(tài)觸發(fā)器的CMOS（雙路單穩(wěn)態(tài)多頻振蕩器） |
| 文件頁數(shù)： | 1/11頁 |
| 文件大小： | 105K |
| 代理商： | CD4098BMS |
7-482
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD4098BMS
CMOS Dual Monostable Multivibrator
Description
CD4098BMS dual monostable multivibrator provides stable
retriggerable/resettable one shot operation for any fixed volt-
age timing application.
An external resistor (RX) and an external capacitor (CX)
control the timing for the circuit. Adjustment of RX and CX
provides a wide range of output pulse widths from the Q and
Q terminals. The time delay from trigger input to output
transition (trigger propagation delay) and the time delay from
reset input to output transition (reset propagation delay) are
independent of RX and CX.
Leading edge triggering (+TR) and trailing edge triggering
(-TR) inputs are provided for triggering from either edge of
an input pulse. An unused +TR input should be tied to VSS.
An unused -TR input should be tied to VDD. A RESET (on
low level) is provided for immediate termination of the output
pulse or to prevent output pulses when power is turned on.
An unused RESET input should be tied to VDD. However, if
an entire section of the CD4098BMS is not used, its RESET
should be tied to VSS. See Table 9.
In normal operation the circuit triggers (extends the output
pulse one period) on the application of each new trigger
pulse. For operation in the non-retriggerable mode, Q is
connected to -TR when leading edge triggering (+TR) is
used or Q is connected to +TR when trailing edge triggering
(-TR) is used.
The time period (T) for this multivibrator can be
approximated by: TX =
1
/
2
RXCX for CX 3 0.01
μ
F. Time
periods as a function of RX for values of CX and VDD are
given in Figure 8. Values of T vary from unit to unit and as a
function of voltage, temperature, and RXCX.
The minimum value of external resistance, RX, is 5k
. The
maximum value of external capacitance, CX, is 100
μ
F.
Figure 9 shows time periods as a function of CX for values of
RX and VDD.
The output pulse width has variations of
±
2.5% typically, over
the temperature range of -55
o
C to +125
o
C for CX = 1000pF
and RX = 100k
.
For power supply variations of
±
5%, the output pulse width
has variations of
±
0.5% typically, for VDD = 10V and 15V
and
±
1% typically, for VDD = 5V at CX = 1000pF and
RX = 5k
.
The CD4098BMS is supplied in these 16-lead outline packages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
H4T
H1F
H6W
Features
High Voltage Type (20V Rating)
Retriggerable/Resettable Capability
Trigger and Reset Propagation Delays Independent of
RX, CX
Triggering from Leading or Trailing Edge
Q and Q Buffered Outputs Available
Separate Resets
Wide Range of Output Pulse Widths
100% Tested for Quiescent Current at 20V
5V, 10V and 15V Parametric Ratings
Standardized Symmetrical Output Characteristics
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25
o
C
Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
Pulse Delay and Timing
Pulse Shaping
Astable Multivibrator
Pinout
CD4098BMS
TOP VIEW
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
CX1
RXCX (1)
RESET (1)
+TR (1)
-TR (1)
Q1
VSS
Q1
VDD
RXCX (2)
RESET (2)
+TR (2)
-TR (2)
Q2
Q2
CX2
TERMINALS 1, 8, 15 ARE ELECTRICALLY
CONNECTED INTERNALLY
December 1992
File Number
3332
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD4098 | Dual Differential Comparator 8-PDIP -40 to 125 |
| CD4098 | Dual Differential Comparator 8-PDIP -40 to 125 |
| CD4099BC | 8-Bit Addressable Latch(8位地址鎖存器) |
| CD4099BM | Dual Operational Amplifier 8-SOIC -40 to 125 |
| CD4099BC | 8-Bit Addressable Latch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD4098BMT | 功能描述:單穩(wěn)態(tài)多諧振蕩器 CMOS Dual Mono- stable Multivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| CD4098BMTE4 | 功能描述:單穩(wěn)態(tài)多諧振蕩器 CMOS Dual Mono- stable Multivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| CD4098BMTG4 | 功能描述:單穩(wěn)態(tài)多諧振蕩器 CMOS Dual Mono- stable Multivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| CD4098BPW | 功能描述:單穩(wěn)態(tài)多諧振蕩器 CMOS Dual Mono- stable Multivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| CD4098BPWE4 | 功能描述:單穩(wěn)態(tài)多諧振蕩器 CMOS Dual Mono- stable Multivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。