- 您現在的位置：買賣IC網 > PDF目錄379821 > CD54AC1913A (Intersil Corporation) RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 15V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85% PDF資料下載
參數資料
| 型號： | CD54AC1913A |
| 廠商： | Intersil Corporation |
| 元件分類： | DC/DC變換器 |
| 英文描述： | RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 15V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85% |
| 中文描述： | 可預置同步4位二進制加/減計數器 |
| 文件頁數： | 1/1頁 |
| 文件大小： | 11K |
| 代理商： | CD54AC1913A |
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.
Copyright
Harris Corporation 1994
1
S E M I C O N D U C T O R
CD54AC191/3A
CD54ACT191/3A
Presettable Synchronous
4-Bit Binary Up/Down Counters
Functional Diagram
ACT INPUT LOAD TABLE
INPUT
UNIT LOAD
(NOTE 1)
P0 - P3, PL
0.75
CL, U/D, CE
0.85
NOTE:
1. Unit load is
I
CC
limit specified in DC Electrical Specifications
Table, e.g., 2.4mA Max at +25
o
C.
ASYN. PARALLEL
LOAD ENABLE
CLOCK
UP/DOWN
11
14
5
15
1
10
9
3
2
6
7
12
Q0
Q1
Q2
Q3
TERMINAL
COUNT
P0
P1
P2
P3
BINARY PRESET
COUNT
ENABLE
4
13RIPPLE CLOCK
BINARY
OUTPUTS
June 1997
File Number
3896
Description
The CD54AC191/3A and CD54ACT191/3A are asynchro-
nously presettable binary up/down synchronous counters
that utilize the Harris Advanced CMOS Logic technology.
Presetting the counter to the number on preset data inputs
(P0-P3) is accomplished by setting LOW the asynchronous
parallel load input (PL). Counting occurs when PL is HIGH.
Count Enable (CE) is LOW, and the Up/Down (U/D) input is
either LOW for up-counting or HIGH for down-counting. The
counter is incremented or decremented synchronously with
the LOW-to-HIGH transition of the clock.
When an overflow or underflow of the counter occurs, the
Terminal Count (TC) output, which is LOW during counting,
goes HIGH and remains HIGH for one clock cycle. This
output can be used for look-ahead carry in high-speed
cascading. The TC output also initiates the Ripple Clock
(RC) output which, normally HIGH, goes LOW and remains
LOW for the low-level portion of the clock pulse. These
counters can be cascaded using the Ripple Count output.
The CD54AC191/3A and CD54ACT191/3A are supplied in
16-lead dual-in-line ceramic packages (F suffix).
Absolute Maximum Ratings
DC Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +6V
DC Input Diode Current, I
IK
For V
I
< -0.5V or V
I
> V
CC
+ 0.5V
. . . . . . . . . . . . . . . . . . . . . .±
20mA
DC Output Diode Current, I
OK
For V
O
< -0.5V or V
O
> V
CC
+ 0.5V
. . . . . . . . . . . . . . . . . . . . .±
50mA
DC Output Source or Sink Current, Per Output Pin, I
O
For V
O
> -0.5V or V
O
< V
CC
+ 0.5V
. . . . . . . . . . . . . . . . . . . . .±
50mA
DC V
CC
or GND Current, I
CC
or I
GND
For Up to 4 Outputs Per Device, Add
±
25mA For Each
Additional Output
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±
100mA
Power Dissipation Per Package, P
D
T
A
= -55
o
C to +100
o
C (Package F) . . . . . . . . . . . . . . . . . . 500mW
T
A
= +100
o
C to +125
o
C (Package F) . . . . . . . . Derate Linearly at
8mW/
o
C to 300mW
Operating Temperature Range, T
A
Package Type F. . . . . . . . . . . . . . . . . . . . . . . . . .-55
o
C to +125
o
C
Storage Temperature, T
STG
. . . . . . . . . . . . . . . . . .-65
o
C to +150
o
C
Lead Temperature (During Soldering)
At Distance 1/16in.
±
1/32in. (1.59mm
±
0.79mm)
From Case For 10s Max . . . . . . . . . . . . . . . . . . . . . . . . . . +265
o
C
Unit Inserted Into a PC Board (Min Thickness 1/16in., 1.59mm)
With Solder Contacting Lead Tips Only. . . . . . . . . . . . . . . +300
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Recommended Operating Conditions
Supply Voltage Range, V
CC
Unless Otherwise Specified, All Voltages Referenced to GND
T
A
= Full Package Temperature Range
CD54AC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V
CD54ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, V
I
, V
O
. . . . . . . . . . . . . . . . . . 0V to V
CC
Operating Temperature, T
A
. . . . . . . . . . . . . . . . . . .-55
o
C to +125
o
C
Input Rise and Fall Slew Rate, dt/dv
at 1.5V to 3V (AC Types). . . . . . . . . . . . . . . . . . . 0ns/V to 50ns/V
at 3.6V to 5.5V (AC Types) . . . . . . . . . . . . . . . . . 0ns/V to 20ns/V
at 4.5V to 5.5V (AC Types) . . . . . . . . . . . . . . . . . 0ns/V to 10ns/V
COMING SOON!
COMPLETE DATA SHEET
相關PDF資料 |
PDF描述 |
|---|---|
| CD54AC193 | Presettable Synchronous 4-Bit Binary Up/Down Counter with Reset |
| CD54AC1933A | Presettable Synchronous 4-Bit Binary Up/Down Counter with Reset |
| CD54AC2733A | Octal D Flip-Flop with Reset |
| CD54AC273A | Octal D Flip-Flop with Reset |
| CD54ACT273A | Octal D Flip-Flop with Reset |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CD54AC191F3A | 制造商:Texas Instruments 功能描述:- Rail/Tube |
| CD54AC193 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Presettable Synchronous 4-Bit Binary Up/Down Counter with Reset |
| CD54AC1933A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Presettable Synchronous 4-Bit Binary Up/Down Counter with Reset |
| CD54AC20E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| CD54AC20EN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發布緊急采購，3分鐘左右您將得到回復。