- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄211259 > CD74HC7046AEE4 (TEXAS INSTRUMENTS INC) PHASE LOCKED LOOP, PDIP16 PDF資料下載
參數(shù)資料
| 型號： | CD74HC7046AEE4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | XO, clock |
| 英文描述： | PHASE LOCKED LOOP, PDIP16 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-001BB, DIP-16 |
| 文件頁數(shù)： | 1/29頁 |
| 文件大小： | 485K |
| 代理商： | CD74HC7046AEE4 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
1
Data sheet acquired from Harris Semiconductor
SCHS218C
Features
Center Frequency of 18MHz (Typ) at VCC = 5V,
Minimum Center Frequency of 12MHz at VCC = 4.5V
Choice of Two Phase Comparators
- Exclusive-OR
- Edge-Triggered JK Flip-Flop
Excellent VCO Frequency Linearity
VCO-Inhibit Control for ON/OFF Keying and for Low
Standby Power Consumption
Minimal Frequency Drift
Zero Voltage Offset Due to Op-Amp Buffer
Operating Power-Supply Voltage Range
- VCO Section . . . . . . . . . . . . . . . . . . . . . . . . . . 3V to 6V
- Digital Section . . . . . . . . . . . . . . . . . . . . . . . . 2V to 6V
Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
Wide Operating Temperature Range . . . -55oC to 125oC
Balanced Propagation Delay and Transition Times
Signicant Power Reduction Compared to LSTTL
Logic ICs
HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il ≤ 1A at VOL, VOH
Applications
FM Modulation and Demodulation
Frequency Synthesis and Multiplication
Frequency Discrimination
Tone Decoding
Data Synchronization and Conditioning
Voltage-to-Frequency Conversion
Motor-Speed Control
Related Literature
- AN8823, CMOS Phase-Locked-Loop Application
Using the CD74HC/HCT7046A and
CD74HC/HCT7046A
Description
The
CD74HC7046A
and
CD74HCT7046A
high-speed
silicon-gate CMOS devices, specied in compliance with
JEDEC Standard No. 7A, are phase-locked-loop (PLL)
circuits that contain a linear voltage-controlled oscillator
(VCO), two-phase comparators (PC1, PC2), and a lock
detector. A signal input and a comparator input are common
to each comparator. The lock detector gives a HIGH level at
pin 1 (LD) when the PLL is locked. The lock detector
capacitor must be connected between pin 15 (CLD) and pin
8 (Gnd). For a frequency range of 100kHz to 10MHz, the
lock
detector
capacitor
should
be
1000pF
to
10pF,
respectively.
The signal input can be directly coupled to large voltage
signals, or indirectly coupled (with a series capacitor) to
small voltage signals. A self-bias input circuit keeps small
voltage signals within the linear region of the input ampliers.
With a passive low-pass lter, the 7046A forms a second-
order loop PLL. The excellent VCO linearity is achieved by
the use of linear op-amp techniques.
Ordering Information
PART NUMBER
TEMP. RANGE
(oC)
PACKAGE
CD74HC7046AE
-55 to 125
16 Ld PDIP
CD74HC7046AM
-55 to 125
16 Ld SOIC
CD74HC7046AMT
-55 to 125
16 Ld SOIC
CD74HC7046AM96
-55 to 125
16 Ld SOIC
CD74HCT7046AE
-55 to 125
16 Ld PDIP
CD74HCT7046AM
-55 to 125
16 Ld SOIC
CD74HCT7046AMT
-55 to 125
16 Ld SOIC
CD74HCT7046AM96
-55 to 125
16 Ld SOIC
NOTE: When ordering, use the entire part number. The sufx 96
denotes tape and reel. The sufx T denotes a small-quantity reel
of 250.
February 1998 - Revised October 2003
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
2003, Texas Instruments Incorporated
0.1
CD74HC7046A,
CD74HCT7046A
Phase-Locked Loop
with VCO and Lock Detector
[ /Title
(CD74
HC704
6A,
CD74
HCT70
46A)
/Sub-
ject
(Phase-
Locked
Loop
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CEM2135 | 2-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| CM1.5.1000-100 | 1-OUTPUT AC-DC REG PWR SUPPLY MODULE |
| CK2660-7RD8TB1 | 2-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| CK2660-9EPD5 | 2-OUTPUT 150 W DC-DC REG PWR SUPPLY MODULE |
| CK2660-9ERD2T | 2-OUTPUT 150 W DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD74HC7046AM | 功能描述:鎖相環(huán) - PLL w/VCO/Lock Det RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC7046AM96 | 功能描述:鎖相環(huán) - PLL High Speed CMOS w/VCO & Lock Detect RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC7046AM96E4 | 功能描述:鎖相環(huán) - PLL High Speed CMOS w/VCO & Lock Detect RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC7046AM96G4 | 功能描述:鎖相環(huán) - PLL Hi Spd CMOS Log Ph- Locked Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC7046AME4 | 功能描述:鎖相環(huán) - PLL High Speed CMOS w/VCO & Lock Detect RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。