欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: CDP1822CD
廠商: INTERSIL CORP
元件分類: DRAM
英文描述: 256-Word x 4-Bit LSI Static RAM
中文描述: 256 X 4 STANDARD SRAM, 450 ns, CDIP22
封裝: SIDE BRAZED, CERAMIC, DIP-22
文件頁數(shù): 1/8頁
文件大小: 45K
代理商: CDP1822CD
6-11
Features
Low Operating Current
- V
DD
= 5V, Cycle Time 1
μ
s
. . . . . . . . . . . . . . . . . . 8mA
Industry Standard Pinout
Two Chip-Select Inputs-Simple Memory Expansion
Memory Retention for Standby Battery Voltage of 2V
Minimum
Output-Disable for Common I/O Systems
Three-State Data Output for Bus-Oriented Systems
Separate Data Inputs and Outputs
Description
The CDP1822 and CDP1822C are 256-word by 4-bit static
random-access memories designed for use in memory sys-
tems where high speed, low operating current, and simplicity
in use are desirable. The CDP1822 features high speed and
a wide operating voltage range. Both types have separate
data inputs and outputs and utilize single power supplies of
4V to 6.5V for the CDP1822C and 4V to 10.5V for the
CDP1822.
Two Chip-Select inputs are provided to simplify system
expansion. An Output Disable control provides Wire-OR
capability and is also useful in common Input/Output sys-
tems. The Output Disable input allows these RAMs to be
used in common data Input/Output systems by forcing the
output into a high-impedance state during a write operation
independent of the Chip-Select input condition. The output
assumes a high-impedance state when the Output Disable is
at high level or when the chip is deselected by CS1 and/or
CS2.
The high noise immunity of the CMOS technology is pre-
served in this design. For TTL interfacing at 5V operation,
excellent system noise margin is preserved by using an
external pull-up resistor at each input.
Pinout
CDP1822, CDP1822C
(PDIP, SBDIP)
TOP VIEW
Ordering Information
5V
10V
PACKAGE
TEMP. RANGE
-40
o
C to +85
o
C
PKG.
NO.
CDP1822CE
CDP1822E
PDIP
E22.4
CDP1822CEX CDP1822EX
Burn-In
E22.4
CDP1822CD
CDP1822D
SBDIP
-40
o
C to +85
o
C
D22.4A
CDP1822CDX
-
Burn-In
D22.4A
1
11
10
9
8
7
6
5
3
2
4
22
12
13
14
15
16
17
18
19
21
20
A2
A1
A0
A5
A6
A7
DI1
V
SS
DO1
DI2
A4
CS1
O. D.
CS2
R/W
DO4
DI4
DO3
DI3
DO2
A3
V
DD
OPERATIONAL MODES
MODE
INPUTS
OUTPUT
CHIP
SELECT
1
(CS
1
)
0
CHIP
SELECT
2
(CS
2
)
1
OUTPUT
DISABLE
(OD)
READ/
WRITE
(R/W)
Read
0
1
Read
Write
0
1
0
0
Data In
Write
0
1
1
0
High
Imped-
ance
Standby
1
X
X
X
High
Imped-
ance
Standby
X
0
X
X
High
Imped-
ance
Output
Disable
X
X
1
X
High
Imped-
ance
NOTE:
Logic 1 = High, Logic 0 = Low, X = Don’t Care.
March 1997
CDP1822,
CDP1822C
256-Word x 4-Bit
LSI Static RAM
File Number
1074.2
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
相關(guān)PDF資料
PDF描述
CDP1822CDX 256-Word x 4-Bit LSI Static RAM
CDP1822CE 256-Word x 4-Bit LSI Static RAM
CDP1822CEX 256-Word x 4-Bit LSI Static RAM
CDP1822D 256-Word x 4-Bit LSI Static RAM
CDP1822E 256-Word x 4-Bit LSI Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDP1822CD/3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
CDP1822CDX 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:256-Word x 4-Bit LSI Static RAM
CDP1822CE 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:256-Word x 4-Bit LSI Static RAM
CDP1822CEX 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:256-Word x 4-Bit LSI Static RAM
CDP1822CH DIE 制造商:Harris Corporation 功能描述:
主站蜘蛛池模板: 兰西县| 光山县| 哈尔滨市| 上栗县| 辰溪县| 北安市| 铁力市| 郴州市| 会同县| 湘潭市| 延吉市| 日喀则市| 定结县| 东安县| 朔州市| 东宁县| 师宗县| 平昌县| 敦煌市| 清涧县| 安龙县| 靖边县| 宜宾市| 扶余县| 外汇| 巴中市| 东乡族自治县| 施秉县| 泾阳县| 资中县| 丹寨县| 禹城市| 惠来县| 蓝山县| 开封县| 自治县| 右玉县| 井冈山市| 闵行区| 广州市| 年辖:市辖区|