- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379858 > CDP1881C (Intersil Corporation) CMOS 6-Bit Latch and Decoder Memory Interfaces(CMOS ６位鎖存和解碼存儲(chǔ)器接口) PDF資料下載
參數(shù)資料
| 型號(hào)： | CDP1881C |
| 廠商： | Intersil Corporation |
| 英文描述： | CMOS 6-Bit Latch and Decoder Memory Interfaces(CMOS ６位鎖存和解碼存儲(chǔ)器接口) |
| 中文描述： | 的CMOS 6位鎖存器和解碼器存儲(chǔ)器接口的CMOS（6位鎖存和解碼存儲(chǔ)器接口） |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大小： | 48K |
| 代理商： | CDP1881C |
4-1
CDP1881C,
CDP1882, CDP1882C
CMOS 6-Bit Latch
and Decoder Memory Interfaces
Features
Performs Memory Address Latch and Decoder
Functions Multiplexed or Non-Multiplexed
Decodes Up to 16K Bytes of Memory
Interfaces Directly with CDP1800-Series Microproces-
sors at Maximum Clock Frequency
Can Replace CDP1866 and CDP1867 (Upward Speed
and Function Capability)
Ordering Information
Description
The CDP1881C, CDP1882 and CDP1882C are CMOS 6-bit
memory latch and decoder circuits intended for use in
CDP1800 series microprocessor systems. They can inter-
face directly with the multiplexed address bus of this system
at maximum clock frequency, and up to four 4K x 8-bit mem-
ories to provide a 16K byte memory system. With four 2K x
8-bit memories an 8K byte system can be decoded.
The devices are also compatible with non-multiplexed
address bus microprocessors. By connecting the clock input
to V
DD
, the latches are in the data-following mode and the
decoded outputs can be used in general purpose memory-
system applications.
The CDP1881C, CDP1882 and CDP1882C are intended for
use with 2K or 4K byte RAMs and are identical except that in
the CDP1882 MWR and MRD are excluded.
The CDP1882 is functionally identical to the CDP1882C. It
differs in that the CDP1882 has recommended operating
voltage range of 4V to 10.5V and the C version has a recom-
mended operating voltage range of 4V to 6.5V.
The CDP1881C, CDP1882 and CDP1882C are supplied in
20 lead and 18 lead packages, respectively. The
CDP1881C is supplied only in a dual-in-line plastic pack-
age (E suffix). The CDP1882 is supplied in dual-in-line,
hermetic side-brazed ceramic (D suffix) and in plastic (E
suffix) packages.
Pinouts
CDP1881C
(PDIP)
TOP VIEW
CDP1882, CDP1882C
(PDIP, CERDIP)
TOP VIEW
PACKAGE
5V
10V
TEMP.
RANGE
(
o
C)
PKG.
NO.
PDIP
CDP1881CE
-
-40 to +85
E20.3
PDIP
CDP1882CE
-
-40 to +85
E18.3
PDIP
Burn-In
CDP1882CEX
-
-40 to +85
E18.3
SBDIP
-
CDP1882D
-40 to +85
D18.3
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1
CLOCK
MA5
MA4
MA3
MA2
MA1
MRD
MA0
MWR
V
SS
V
DD
A9
A10
A11
A8
CS0
CS1
CS2
CS3
CE
10
11
12
13
14
15
16
17
18
9
8
7
6
5
4
3
2
1
V
DD
A9
A10
A11
CS0
CS1
CS2
A8
CS3
CLOCK
MA5
MA4
MA3
MA2
MA1
CE
MA0
V
SS
File Number
1367.2
March 1997
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1882 | CMOS 6-Bit Latch and Decoder Memory Interfaces(CMOS ６位鎖存和解碼存儲(chǔ)器接口) |
| CDP1882C | CMOS 6-Bit Latch and Decoder Memory Interfaces(CMOS ６位鎖存和解碼存儲(chǔ)器接口) |
| CDP1882CEX | CMOS 6-Bit Latch and Decoder Memory Interfaces |
| CDP1882CE | CMOS 6-Bit Latch and Decoder Memory Interfaces |
| CDP1882D | CMOS 6-Bit Latch and Decoder Memory Interfaces |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1881CE | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS 6-Bit Latch and Decoder Memory Interfaces |
| CDP1881CE WAF | 制造商:Harris Corporation 功能描述: |
| CDP1881E | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Logic IC |
| CDP1882 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS 6-Bit Latch and Decoder Memory Interfaces |
| CDP1882 WAF | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。