- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380085 > CS61581 (Cirrus Logic, Inc.) T1/E1 Universal Line Interface PDF資料下載
參數(shù)資料
| 型號： | CS61581 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | T1/E1 Universal Line Interface |
| 中文描述： | 通用的T1/E1線路接口 |
| 文件頁數(shù)： | 1/37頁 |
| 文件大小： | 810K |
| 代理商： | CS61581 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Preliminary Product Information
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
1
(All Rights Reserved)
(512) 445 7222 FAX: (512) 445 7581
http://www.cirrus.com
CS61581
T1/E1 Universal Line Interface
Features
Provides T1 and E1, Long Haul and Short
Haul Line Interface
Provides a QRSS Test Signal and Error
Detector
Impedance Matching Line Driver Using a
Single Transformer
Greater than 14 dB of Transmit Return Loss
Without Using External Resistors
No Crystal Needed for Jitter Attenuation
Meets AT&T 62411 and TBR 12/13 Jitter
Tolerance and Attenuation Requirements
Meets ANSI T1.231B and ITU-T G.775
Requirements for LOS and AIS
Meets the BS6450 Transmitter Short-Circuit
Requirements for E1 Applications
Compliant with:
– ITU-T Recommendations: G.703, G.732,
G.775 and I.431
– American National Standards (ANSI): T1.102,
T1.105, T1.403, T1.408, and T1.231
– FCC Rules and Regulations: Part 68 and Part
15
– AT&T Publication 62411
– ETSI ETS 300 011, 300 233, TBR 12/13
– TR-NET-00499
Description
The CS61581 is a primary rate line interface unit capa-
ble of operation in both short haul (intraoffice) and long
haul applications. The CS61581 combines the com-
plete analog transmit and receive circuitry for a single,
full-duplex interface at T1 and E1 rates. The device is
pin and function compatible with the Level One LXT310
and LXT318 (the latter in the host mode only). The de-
vice can also replace LXT359 and LXT360. Enhanced
functionality is available through an extended register
set allowing short haul operation, custom pulse shape
generation, QRSS pattern generation, detection and er-
ror counting, and generation and detection of loop up
and loop down codes. The CS61581 features Crystal
low-power impedance-matched line drivers and crystal-
less jitter attenuation.
ORDERING INFORMATION
CS61581-IL
CS61581-IP
28-pin PLCC
28-pin PDIP
DS211PP8
DS211F1
TCLK
TDATA/TPOS
UBS/TNEG
JASEL
RCLK
RDATA/RPOS
BPV/RNEG
INT/NLOOP
LOS
2
3
4
E
N
C
O
D
E
R
11
Q
R
S
S
REMOTE
LOOPBACK
8
7
6
D
E
C
O
D
E
R
23
12
NLOOP
& LOS
PROCESSOR
RECEIVE
GECLOCK
9
10
XTALIN
XTALOUT
5
21
22
14
15
MODE
RV+
RGND TGND
TV+
JITTER
ATTEN
TIMING
RECOVERY
LOS/
NLOOP
Clear
REGISTERS & CONTROL LOGIC
TAOS Enable
LBO Select
JITTER
ATTEN
TRANSMIT
TIMING &
PULSE
SHAPING
CIRCUITRY
ROM / RAM
LINE DRIVERS
PORT
LLOOP
Enable
LOCAL
(ANALOG)
SH/LH
EQUALIZER
CONTROL
SLICERS
DETECT
CNOISE &
FILTERS
SH
MAGNITUDE
EQUALIZER
AGC
SH
13
16
28
26
27
24
25
18
19
20
1
TTIP
TRING
CLKE/TAOS
CS/RLOOP
SCLK/LLOOP
SDI/LBO1
SDO/LBO2
LATN
RTIP
RRING
MCLK
LLOCAL
(DIGITAL)
Copyright
Cirrus Logic, Inc. 2005
http://www.cirrus.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS61581-IL | High Bandwidth CMOS 12-Bit Serial Interface Multiplying D/A Converter |
| CS61582 | DUAL T1/E1 LINE INTERFACE |
| CS61582-IQ5 | DUAL T1/E1 LINE INTERFACE |
| CS61584A-IQ5Z | DUAL T1/E1 LINE INTERFACE |
| CS61584A-IQ3Z | DUAL T1/E1 LINE INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS61581-IL | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:T1/E1 Universal Line Interface |
| CS61581ILZ | 制造商:CIRRUS 功能描述:Pb Free |
| CS61581-ILZ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC IC Universal Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS61581-IP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cirrus Logic 功能描述: |
| CS61582 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:DUAL T1/E1 LINE INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。