欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY2210PVC-4
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: XO, clock
英文描述: 133-MHz Spread Spectrum Clock Synthesizer/Driver with AGP, USB, and DRCG Support
中文描述: 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: SSOP-56
文件頁數: 1/10頁
文件大小: 129K
代理商: CY2210PVC-4
133-MHz Spread Spectrum Clock Synthesizer/Driver
with AGP, USB, and DRCG Support
Features
Mixed 2.5V and 3.3V Operation
Compliant to Intel
CK133 (CY2210-3) & CK133W
(CY2210-2) synthesizer and driver specification
Multiple output clocks at different frequencies
Four CPU clocks, up to 133 MHz
Eight synchronous PCI clocks, 1 free-running
Two CPU/2 clocks, at one-half the CPU frequency
Four AGP clocks at 66 MHz
Three synchronous APIC clocks, at 16.67 MHz
One USB clock at 48 MHz
Two reference clocks at 14.318 MHz
Spread Spectrum clocking
32.5-kHz modulation frequency @ 133 MHz
33.1-kHz modulation frequency @ 100 MHz for
CY2210-02/03
33.4-kHz modulation frequency @ 100 MHz for
CY2210-04
EPROM programmable percentage of spreading.
Default is
0.6%, which is recommended by Intel
Power-down features
Supports mobile systems
Three Select inputs
Supports up to eight CPU clock frequencies
Low-skew and low-jitter outputs
Meets tight system timing requirements at high frequency
OE and Test Mode support
Enables ATE and
bed of nails
testing
56-pin SSOP package
Widely available, standard package enables lower cost
CY2210
Cypress Semiconductor Corporation
Document #: 38-07204 Rev. *A
3901 North First Street
San Jose
CA 95134
Revised December 14, 2002
408-943-2600
0
Benefits
Usable with Pentium
II and Pentium
III processors
Single-chip main motherboard clock generator
Driven together, support 4 CPUs and a chipset
Support for 4 PCI slots and chipset
Drives up to two main memory clock generators, includ-
ing DRCG (CPUCLK/2)
Support for multiple AGP slots
Support multiprocessing systems
Supports USB frequencies and I/O chip
Enables reduction of EMI in some systems
Intel and Pentium are registered trademarks of Intel Corporation.
Logic Block Diagram
EPROM
XTALOUT
XTALIN
APICCLK [0
2] (16.67 MHz)
14.318
MHz
OSC.
PCICLK_F (33.33 MHz)
SEL1
SEL0
SEL133
SPREAD
CPU
PLL
REFCLK [0
1] (14.318 MHz)
CPUCLK [0
3]
PCICLK [1
7] (33.33 MHz)
SYS
PLL
USBCLK (48 MHz)
CPU_STOP
PCI_STOP
CPUCLK/2 [0
1] (DRCG)
Divider,
EPROM-
ProgDelay
and
Stop Logic
PWR_DWN
AGPCLK [0
3] (66.67 MHz)
SSOP
Top View
1
2
3
4
5
6
7
8
9
10
11
12
13
33
32
31
30
29
36
35
34
V
SSREF
REFCLK0
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
45
44
43
42
41
37
38
39
40
48
47
46
REFCLK1
V
DDREF
XTALIN
XTALOUT
49
52
51
50
53
56
55
54
V
DDPCI
PCICLK2
PCICLK3
PCICLK6
PCICLK7
V
SSPCI
V
DDAGP
V
SSAGP
AGPCLK2
V
DDUSB
USBCLK
V
SSUSB
SPREAD
SEL1
V
SSCPU
AV
DD
V
DDCPU
CPUCLK3
APICCLK0
V
SSAPIC
V
SSPCI
PCICLK5
V
DDPCI
V
SSAGP
AGPCLK0
AGPCLK3
V
DDAGP
SEL133
PCI_STOP
V
DDCPU
CPUCLK1
CPUCLK/2
V
DDAPIC
APICCLK2
PCICLK_F
PCICLK1
V
SSPCI
PCICLK4
AGPCLK1
SEL0
PWR_DWN
CPU_STOP
AV
SS
CPUCLK0
V
SSCPU
CPUCLK2
V
SSCPU/2
CPUCLK/2
V
DDCPU/2
APICCLK1
C
Pin Configuration
相關PDF資料
PDF描述
CY2213ZC-1 High-Frequency Programmable PECL Clock Generator
CY2213ZC-1T High-Frequency Programmable PECL Clock Generator
CY2213ZC-2 High-Frequency Programmable PECL Clock Generator
CY2213ZC-2T High-Frequency Programmable PECL Clock Generator
CY2213 High-Frequency Programmable PECL Clock Generator(高頻可編程PECL時鐘發生器)
相關代理商/技術參數
參數描述
CY2210PVXC-2CT 制造商:Cypress Semiconductor 功能描述:
CY2212 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers
CY2212ZC-2 制造商:Cypress Semiconductor 功能描述:
CY2212ZC-2T 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
CY2212ZXC-2 功能描述:鎖相環 - PLL Rambus Lite Clock Generator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
主站蜘蛛池模板: 松潘县| 措美县| 宜阳县| 清原| 莆田市| 西安市| 陕西省| 青岛市| 吕梁市| 三门县| 美姑县| 清远市| 嵊泗县| 宁夏| 屏边| 资源县| 宁河县| 隆德县| 江油市| 抚宁县| 仁寿县| 奉贤区| 双鸭山市| 都匀市| 靖西县| 龙南县| 西华县| 克拉玛依市| 弥勒县| 衡水市| 宝应县| 西峡县| 嘉禾县| 云阳县| 梓潼县| 长汀县| 石家庄市| 旬邑县| 临夏市| 西充县| 山阴县|