- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380120 > CY2308-1H (Cypress Semiconductor Corp.) 3.3V Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號： | CY2308-1H |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V Zero Delay Buffer |
| 中文描述： | 3.3零延遲緩沖器 |
| 文件頁數(shù)： | 1/15頁 |
| 文件大小： | 255K |
| 代理商： | CY2308-1H |
CY2308
3.3V Zero Delay Buffer
Cypress Semiconductor Corporation
Document Number: 38-07146 Rev. *E
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised August 03, 2007
Features
■
Zero input-output propagation delay, adjustable by
capacitive load on FBK input
■
Multiple configurations, see
“Available CY2308 Configura-
tions”
on page 3
■
Multiple low skew outputs
■
Two banks of four outputs, three-stateable by two select
inputs
■
10 MHz to 133 MHz operating range
■
75 ps typical cycle-to-cycle jitter (15 pF, 66 MHz)
■
Space saving 16-pin 150 mil SOIC package or 16-pin TSSOP
■
3.3V operation
■
Industrial Temperature available
Functional Description
The CY2308 is a 3.3V Zero Delay Buffer designed to distribute
high speed clocks in PC, workstation, datacom, telecom, and
other high performance applications.
The part has an on-chip PLL that locks to an input clock
presented on the REF pin. The PLL feedback is driven into the
FBK pin and obtained from one of the outputs. The
input-to-output skew is less than 350 ps and output-to-output
skew is less than 200 ps.
The CY2308 has two banks of four outputs each that is
controlled by the Select inputs as shown in the table
“Select
Logic Block Diagram
Input Decoding”
on page 2
”.
If all output clocks are not
required, Bank B is three-stated. The input clock is directly
applied to the output for chip and system testing purposes by
the select inputs.
The CY2308 PLL enters a power down state when there are
no rising edges on the REF input. In this mode, all outputs are
three-stated and the PLL is turned off resulting in less than
50
μ
A of current draw. The PLL shuts down in two additional
cases as shown in the table
“Select Input Decoding”
on
page 2.
Multiple CY2308 devices accept the same input clock and
distribute it in a system. In this case, the skew between the
outputs of two devices is less than 700 ps.
The CY2308 is available in five different configurations as
shown in the table
“Available CY2308 Configurations”
on
page 3. The CY2308–1 is the base part where the output
frequencies equal the reference if there is no counter in the
feedback path. The CY2308–1H is the high drive version of the
–1 and rise and fall times on this device are much faster.
The CY2308–2 enables the user to obtain 2X and 1X
frequencies on each output bank. The exact configuration and
output frequencies depend on the output that drives the
feedback pin. The CY2308–3 enables the user to obtain 4X
and 2X frequencies on the outputs.
The CY2308–4 enables the user to obtain 2X clocks on all
outputs. Thus, the part is extremely versatile and is used in a
variety of applications.
The CY2308–5H is a high drive version with REF/2 on both
banks.
REF
CLKA1
CLKA2
CLKA3
CLKA4
FBK
PLL
MUX
Select Input
Decoding
S2
S1
CLKB1
CLKB2
CLKB3
CLKB4
/2
Extra Divider (–2, –3)
/2
Extra Divider (–3, –4)
Extra Divider (–5H)
/2
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2308-2 | 3.3V Zero Delay Buffer |
| CY2308-3 | 3.3V Zero Delay Buffer |
| CY2308-4 | 3.3V Zero Delay Buffer |
| CY2308-5H | 3.3V Zero Delay Buffer |
| CY2308SC-2T | 3.3V Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2308-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V Zero Delay Buffer |
| CY2308-3 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V Zero Delay Buffer |
| CY2308-4 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V Zero Delay Buffer |
| CY2308-5H | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V Zero Delay Buffer |
| CY2308AKZXC-20 | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。