- 您現在的位置：買賣IC網 > PDF目錄366976 > CY27EE16 Clocks and Buffers PDF資料下載
參數資料
| 型號： | CY27EE16 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數： | 1/17頁 |
| 文件大小： | 163K |
| 代理商： | CY27EE16 |
1 PLL In-System Programmable Clock Generator
with Individual 16K EEPROM
CY27EE16ZE
Cypress Semiconductor Corporation
Document #: 38-07440 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised June 30, 2003
Features
Benefits
18 kbits of EEPROM
16 kbits independent scratch
2 kbits dedicated to clocking functions
Higher level of integration and reduced component count by
combining EEPROM and PLL. Independent EEPROM may be used
for scratch memory, or to store up to eight clock configurations
High-performance PLL enables control of output frequencies that are
customizable to support a wide range of applications
Integrated, phase-locked loop with programmable P
and Q counters, output dividers, and optional
analog VCXO, digital VCXO, spread spectrum for
EMI reduction
In system programmable through I
2
C Serial
Programming Interface (SPI). Both the SRAM and
non-volatile EEPROM memory bits are program-
mable with the 3.3V supply
Low-jitter, high-accuracy outputs
VCXO with analog adjust
Familiar industry standard eases programming effort and enables
update of data stored in 16K EEPROM scratchpad and 2K EEPROM
clock control block while CY27EE16ZE is installed in system
Meets critical timing requirements in complex system designs
Write Protect (WP pin) can be programmed to serve as an analog
control voltage for a VCXO.The VCXO function is still available with
a DCXO, or digitally controlled (through SPI) crystal oscillator if the
pin is functioning as WP
Meets industry-standard voltage platforms
Industry standard packaging saves on board space
3.3V Operation (optional 2.5V outputs)
20-lead Exposed Pad, EP-TSSOP
Part Number
CY27EE16ZE
Outputs
6
Input Frequency Range
1 – 167 MHz (Driven Clock Input) {Commercial}
1 –150 MHz (Driven Clock Input) {Industrial}
8 – 30 MHz (Crystal Reference) {Comm. or Ind.}
Output Frequency Range
80 kHz – 200 MHz (3.3V) {Commercial}
80 kHz –167 MHz (3.3V) {Industrial}
80 kHz –167 MHz (2.5V) {Commercial}
80 kHz – 150 MHz (2.5V) {Industrial}
Logic Block Diagram
XIN
XOUT
CLOCK2
OUTPUT
DIVIDERS
PLL
OSC
CLOCK1
Q
VCO
VDD
VSS
Φ
CLOCK3
P
Pin Configurations
CY27EE16ZE
SCL
SDAT
8x2k EEPROM
Memory Array
Clock
Configuration
Output
Crosspoint
Switch
Array
CLOCK5
CLOCK4
CLOCK6
[I
2
C- SPI:]
20-pin EP-TSSOP
AVDD AVSS
VDDL
VSSL
PDM/OE
XIN
1
20 XOUT
VDD
2
19 VDD
CLOCK6
3
18 CLOCK5
AVDD
4
17 VCXO/WP
SDAT
5
16 VSS
AVSS
6
15 CLOCK4
VSSL
7
14 VDDL
CLOCK1
8
13 SCL
CLOCK2
9
12 CLOCK3
OE/PDM 10
11 VDDL
VCX/WP
相關PDF資料 |
PDF描述 |
|---|---|
| CY27EE16FZECT | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16ZE | CAT5E PATCH CORD 100MHZ 5 FOOT BEIGE |
| CY27EE16FZEC | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZEI | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZEIT | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY27EE16FZEC | 制造商:Cypress Semiconductor 功能描述:Programmable PLL Clock Generator Single 20-Pin TSSOP |
| CY27EE16FZECT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZEI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZEIT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZXEC | 制造商:Cypress Semiconductor 功能描述:Programmable PLL Clock Generator Single 20-Pin TSSOP |
發布緊急采購，3分鐘左右您將得到回復。