欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY28346ZXCT
廠商: Silicon Laboratories Inc
文件頁數: 1/19頁
文件大小: 0K
描述: IC CLOCK DIFF OUT CK408 56TSSOP
標準包裝: 2,000
類型: *
PLL:
輸入: 晶體
輸出: 時鐘
電路數: 1
比率 - 輸入:輸出: 1:19
差分 - 輸入:輸出: 無/是
頻率 - 最大: 200MHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: *
封裝/外殼: *
供應商設備封裝: *
包裝: *
其它名稱: SLCY28346ZXCT
Clock Synthesizer with Differential CPU Outputs
CY28346
........................ Document #: 38-07331 Rev. *C Page 1 of 19
400 West Cesar Chavez, Austin, TX 78701
1+(512) 416-8500
1+(512) 416-9669
www.silabs.com
Features
Compliant with Intel CK 408 Mobile Clock Synthesizer
specifications
3.3V power supply
Three differential CPU clocks
Ten copies of PCI clocks
5/6 copies of 3V66 clocks
SMBus support with read-back capabilities
Spread Spectrum electromagnetic interference (EMI)
reduction
Dial-a-Frequency features
Dial-a-dB features
56-pin TSSOP and SSOP packages
Table 1. Frequency Table[1]
S2
S1
S0
CPU (0:2)
3V66
66BUFF(0:2)/
3V66(0:4)
66IN/3V66–5
PCI_FPCI
REF
USB/
DOT
1
0
66M
66IN
66-MHz clock input
66IN/2
14.318M
48M
1
0
1
100M
66M
66IN
66-MHz clock input
66IN/2
14.318M
48M
1
0
200M
66M
66IN
66-MHz clock input
66IN/2
14.318M
48M
1
133M
66M
66IN
66-MHZ clock input
66IN/2
14.318M
48M
0
66M
33 M
14.318M
48M
0
1
100M
66M
33 M
14.318M
48M
0
1
0
200M
66M
33 M
14.318M
48M
0
1
133M
66M
33 M
14.318M
48M
M
0
Hi-Z
M
0
1
TCLK/2
TCLK/4
TCLK/8
TCLK
TCLK/2
Note:
1. TCLK is a test clock driven on the XTAL_IN input during test mode. M = driven to a level between 1.0V and 1.8V. If the S2 pin is at a M level during power-up, a
0 state will be latched into the device’s internal state register.
PLL1
PLL2
/2
WD
Logic
Power
Up Logic
XIN
XOUT
CPU_STP#
IREF
VSSIREF
S(0:2)
MULT0
VTT_PG#
PCI_STP#
PD#
SDATA
SCLK
VDDA
66B[0:2]/3V66[2:4]
48M DOT
48M USB
PCI_F(0:2)
PCI(0:6)
3V66_1/VCH
3V66_0
CPUC(0:2)
CPUT(0:2)
REF
66IN/3V66-5
I2C
Logic
VDD
XIN
XOUT
VSS
PCIF0
PCIF1
PCIF2
VDD
VSS
PCI0
PCI1
PCI2
PCI3
VDD
VSS
PCI4
PCI5
PCI6
VDD
VSS
66B0/3V66_2
66B1/3V66_3
66B2/3V66_4
66IN/3V66_5
PD#
VDDA
VSSA
VTT_PG#
REF
S1
S0
CPU_STP#
CPUT0
CPUC0
VDD
CPUT1
CPUC1
VSS
VDD
CPUT2
CPUC2
MULT0
IREF
VSSIREF
S2
48MUSB
48MDOT
VDD
VSS
3V66_1/VCH
PCI_STP#
3V66_0
VDD
VSS
SCLK
SDATA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
C
Y
28346
Pin Configuration
Block Diagram
相關PDF資料
PDF描述
CY28346ZXC-2T IC CLOCK DIFF OUT CK408 56TSSOP
CY28346OXCT IC CLOCK DIFF OUT CK408 56SSOP
MPC9653AACR2/W IC PLL CLK GEN 1:8 3.3V 32-LQFP
MPC9653AACR2 IC PLL CLK GEN 1:8 3.3V 32-LQFP
VE-J72-MZ-F3 CONVERTER MOD DC/DC 15V 25W
相關代理商/技術參數
參數描述
CY28347 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347OC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347OCT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347ZC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY28347ZCT 制造商:Rochester Electronics LLC 功能描述:FTG FOR VIA P4 CHIPSET - Tape and Reel
主站蜘蛛池模板: 宁强县| 上蔡县| 湖州市| 富蕴县| 祥云县| 渝北区| 襄城县| 尼木县| 武邑县| 南靖县| 桦南县| 漯河市| 井陉县| 嘉义市| 略阳县| 南靖县| 肃南| 广水市| 林甸县| 晋宁县| 新干县| 江城| 曲松县| 建湖县| 太白县| 嘉义市| 福清市| 通江县| 南汇区| 枣阳市| 北海市| 白银市| 靖江市| 十堰市| 上林县| 临澧县| 南康市| 赤峰市| 吉木乃县| 原平市| 竹北市|