- 您現在的位置：買賣IC網 > PDF目錄366980 > CY37192P160-154AC PDF資料下載
參數資料
| 型號： | CY37192P160-154AC |
| 文件頁數： | 1/62頁 |
| 文件大小： | 1782K |
| 代理商： | CY37192P160-154AC |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
5V, 3.3V, ISR High-Performance CPLDs
Ultra37000 CPLD Family
Cypress Semiconductor Corporation
Document #: 38-03007 Rev. *C
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised July 7, 2003
Features
In-System Reprogrammable (ISR) CMOS CPLDs
—JTAG interface for reconfigurability
—Design changes do not cause pinout changes
—Design changes do not cause timing changes
High density
—32 to 512 macrocells
—32 to 264 I/O pins
—Five dedicated inputs including four clock pins
Simple timing model
—No fanout delays
—No expander delays
—No dedicated vs. I/O pin delays
—No additional delay through PIM
—No penalty for using full 16 product terms
—No delay for steering or sharing product terms
3.3V and 5V versions
PCI-compatible
[1]
Programmable bus-hold capabilities on all I/Os
Intelligent product term allocator provides:
—0 to 16 product terms to any macrocell
—Product term steering on an individual basis
—Product term sharing among local macrocells
Flexible clocking
—Four synchronous clocks per device
—Product term clocking
—Clock polarity control per logic block
Consistent package/pinout offering across all densities
—Simplifies design migration
—Same pinout for 3.3V and 5.0V devices
Packages
—44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,
BGA, and Fine-Pitch BGA packages
General Description
The Ultra37000 family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own
product term array, product term allocator, and 16 macrocells.
The PIM distributes signals from the logic block outputs and all
input pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and In-
System Reprogrammable (ISR), which simplifies both design
and manufacturing flows, thereby reducing costs. The ISR
feature provides the ability to reconfigure the devices without
having design changes cause pinout or timing changes. The
Cypress ISR function is implemented through a JTAG-
compliant serial interface. Data is shifted in and out through
the TDI and TDO pins, respectively. Because of the superior
routability and simple timing model of the Ultra37000 devices,
ISR allows users to change existing logic designs while simul-
taneously fixing pinout assignments and maintaining system
performance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification,
meeting the electrical and timing requirements. The
Ultra37000 family features user programmable bus-hold
capabilities on all I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can
support 5V or 3.3V I/O levels. V
CCO
connections provide the
capability of interfacing to either a 5V or 3.3V bus. By
connecting the V
CCO
pins to 5V the user insures 5V TTL levels
on the outputs. If V
CCO
is connected to 3.3V the output levels
meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
CCO
pins, reducing the device’s power consumption. These
devices support 3.3V JEDEC standard CMOS output levels,
and are 5V-tolerant. These devices allow 3.3V ISR
programming.
Note:
1.
Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
CC
, PCI V
IH
= 2V.
相關PDF資料 |
PDF描述 |
|---|---|
| CY37192VP | Programmable Logic |
| CY37256VP208-66NI | Electrically-Erasable Complex PLD |
| CY37256VP256-100BGC | |
| CY37256VP256-66BBI | |
| CY37256VP256-83BGC | ASIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY37192P160-83AXC | 功能描述:CPLD - 復雜可編程邏輯器件 192 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY37192P160-83AXI | 功能描述:CPLD - 復雜可編程邏輯器件 192 Macrocell 5V IND RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY37192VP160-100AC | 功能描述:IC CPLD 192 MACROCELL 160LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:Ultra37000™ 標準包裝:40 系列:ispMACH® 4000C 可編程類型:系統內可編程 最大延遲時間 tpd(1):5.0ns 電壓電源 - 內部:1.65 V ~ 1.95 V 邏輯元件/邏輯塊數目:32 宏單元數:512 門數:- 輸入/輸出數:128 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:176-LQFP 供應商設備封裝:176-TQFP（24x24） 包裝:托盤 |
| CY37192VP160-100AXC | 功能描述:CPLD - 復雜可編程邏輯器件 192 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY37192VP16066AC | 制造商:CYPRESS 功能描述:* |
發布緊急采購，3分鐘左右您將得到回復。