- 您現在的位置：買賣IC網 > PDF目錄366979 > CY37512P208-83NI Electrically-Erasable Complex PLD PDF資料下載
參數資料
| 型號： | CY37512P208-83NI |
| 英文描述： | Electrically-Erasable Complex PLD |
| 中文描述： | 電可擦除復雜可編程邏輯器件 |
| 文件頁數： | 1/66頁 |
| 文件大小： | 2069K |
| 代理商： | CY37512P208-83NI |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
5V, 3.3V, ISR High-Performance CPLDs
General Description
Ultra37000 CPLD Family
Ultra37000: December 13, 1996
Revision: March 15, 2001
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
March 15, 2001
1Ultra37000
Features
Family
Features
In-System Reprogrammable (ISR) CMOS CPLDs
—JTAG interface for reconfigurability
—Design changes don’t cause pinout changes
—Design changes don’t cause timing changes
High density
—32 to 512 macrocells
—32 to 264 I/O pins
—5 dedicated inputs including 4 clock pins
Simple timing model
—No fanout delays
—No expander delays
—No dedicated vs. I/O pin delays
—No additional delay through PIM
—No penalty for using full 16 product terms
—No delay for steering or sharing product terms
3.3V and 5V versions
PCI Compatible
[1]
Programmable Bus-Hold capabilities on all I/Os
Intelligent product term allocator provides:
—0 to 16 product terms to any macrocell
—Product term steering on an individual basis
—Product term sharing among local macrocells
Flexible clocking
—4 synchronous clocks per device
—Product Term clocking
—Clock polarity control per logic block
Consistent package/pinout offering across all densities
—Simplifies design migration
—Same pinout for 3.3V and 5.0V devices
Packages
—44 to 400 Leads in PLCC, CLCC, PQFP, TQFP, CQFP,
BGA, and Fine-Pitch BGA packages
The Ultra37000 family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own prod-
uct term array, product term allocator, and 16 macrocells. The
PIM distributes signals from the logic block outputs and all in-
put pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and In-
System Reprogrammable (ISR), which simplifies both design
and manufacturing flows, thereby reducing costs. The ISR fea-
ture provides the ability to reconfigure the devices without hav-
ing design changes cause pinout or timing changes. The
Cypress ISR function is implemented through a JTAG-compli-
ant serial interface. Data is shifted in and out through the TDI
and TDO pins, respectively. Because of the superior routability
and simple timing model of the Ultra37000 devices, ISR allows
users to change existing logic designs while simultaneously
fixing pinout assignments and maintaining system perfor-
mance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification, meet-
ing the electrical and timing requirements. The Ultra37000
family features user programmable bus-hold capabilities on all
I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can sup-
port 5V or 3.3V I/O levels. V
CCO
connections provide the ca-
pability of interfacing to either a 5V or 3.3V bus. By connecting
the V
CCO
pins to 5V the user insures 5V TTL levels on the
outputs. If V
CCO
is connected to 3.3V the output levels meet
3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
CCO
pins, reducing the device’s power consumption. These devices
support 3.3V JEDEC standard CMOS output levels, and are
5V tolerant. These devices allow 3.3V ISR programming.
Note:
1.
Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
CC
, PCI V
IH
=2V.
相關PDF資料 |
PDF描述 |
|---|---|
| CY37512P256-125BGC | Electrically-Erasable Complex PLD |
| CY37512VP400-66BBC | Electrically-Erasable Complex PLD |
| CY37064P44-154AI | Electrically-Erasable Complex PLD |
| CY37064VP100-143AC | Electrically-Erasable Complex PLD |
| CY37064VP44-100AI | Electrically-Erasable Complex PLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY37512P208-83NXC | 功能描述:IC CPLD 512 MACROCELL 208BQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:Ultra37000™ 標準包裝:24 系列:CoolRunner II 可編程類型:系統內可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數目:24 宏單元數:384 門數:9000 輸入/輸出數:173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP（28x28） 包裝:托盤 |
| CY37512P208-83NXI | 功能描述:IC CPLD 512 MACROCELL 208BQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:Ultra37000™ 標準包裝:24 系列:CoolRunner II 可編程類型:系統內可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數目:24 宏單元數:384 門數:9000 輸入/輸出數:173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP（28x28） 包裝:托盤 |
| CY37512P256-100BGI | 功能描述:CPLD - 復雜可編程邏輯器件 512 Macrocell 5V IND RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY37512P256-83BGC | 功能描述:CPLD - 復雜可編程邏輯器件 512 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY37512P352-83BGI | 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 15K Gates 512 Macro Cells 83MHz 5V 388-Pin BGA 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 15K Gates 512 Macro Cells 83MHz CMOS Technology 5V 388-Pin BGA |
發布緊急采購，3分鐘左右您將得到回復。