欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： CY39100V208-181NI
廠商： Cypress Semiconductor Corp.
英文描述： CUTTERS, SIDE FULL FLUSH 125MMCUTTERS, SIDE FULL FLUSH 125MM; Capacity, cutting copper wire:1.5mm; Length:125mm; Capacity, cutting soft iron:1.0mm; Edge Finish/Profile:Full Flush; Head type:Oval; Length, jaw:13mm
中文描述： CPLD器件在FPGA的密度
文件頁(yè)數(shù)： 1/86頁(yè)
文件大小： 1212K
代理商： CY39100V208-181NI
CPLDs at FPGA Densities
Carry-chain logic for fast and efficient arithmetic opera-
tions
Multiple I/O standards supported
—LVCMOS (3.3/3.0/2.5/1.8V), LVTTL, 3.3V PCI, SSTL2
(I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
Compatible with NOBL, ZBT, and QDR SRAMs
Programmable slew rate control on each I/O pin
User-programmable Bus Hold capability on each I/O pin
Fully 3.3V PCI-compliant (to 66-MHz 64-bit PCI spec,
rev. 2.2)
CompactPCI hot swap ready
Multiple package/pinout offering across all densities
—208 to 676 pins in PQFP, BGA, and FBGA packages
—Simplifies design migration across density
—Self-Boot solution in BGA and FBGA packages
In-System Reprogrammable (ISR)
—JTAG-compliant on-board programming
—Design changes do not cause pinout changes
IEEE1149.1 JTAG boundary scan
Delta39K ISR
CPLD Family
Cypress Semiconductor Corporation
Document #: 38-03039 Rev. *H
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised August 1, 2003
Features
High density
—30K to 200K usable gates
—512 to 3072 macrocells
—136 to 428 maximum I/O pins
—Twelve dedicated inputs including four clock pins,
four global I/O control signal pins and four JTAG
interface pins for boundary scan and reconfig-
urability
Embedded memory
—80K to 480K bits embedded SRAM
16K to 96K bits of (dual-port) channel memory
High speed – 233-MHz in-system operation
AnyVolt
interface
—3.3V, 2.5V,1.8V, and 1.5V I/O capability
Low-power operation
—0.18-mm six-layer metal SRAM-based logic process
—Full-CMOS implementation of product term array
—Standby current as low as 5mA
Simple timing model
—No penalty for using full 16 product terms/macrocell
—No delay for single product term steering or sharing
Flexible clocking
—Spread Aware PLL drives all four clock networks
Allows 0.6% spread spectrum input clocks
Several multiply, divide and phase shift options
—Four synchronous clock networks per device
—Locally generated product term clock
—Clock polarity control at each register
Development Software
Warp
—IEEE 1076/1164 VHDL or IEEE 1364 Verilog context
sensitive editing
—Active-HDL FSM graphical finite state machine editor
—Active-HDL SIM post-synthesis timing simulator
—Architecture Explorer for detailed design analysis
—Static Timing Analyzer for critical path analysis
—Available on Windows
95/98/2000/XP and
Windows NT for $99
—Supports all Cypress programmable logic products
Delta39K ISR CPLD Family Members
Device
Typical
Gates
[1]
Macrocells
Cluster
memory
(Kbits)
Channel
memory
(Kbits)
Maximum
I/O Pins
f
(MHz)
Speed-t
Pin-to-Pin
(ns)
Standby I
CC
[2]
T
A
= 25
°
3.3/2.5V
39K30
16K – 48K
512
64
16
174
233
7.2
5 mA
39K50
23K – 72K
768
96
24
218
233
7.2
5 mA
39K100
46K – 144K
1536
192
48
302
222
7.5
10 mA
39K165
77K – 241K
2560
320
80
386
181
8.5
20 mA
39K200
92K – 288K
3072
384
96
428
181
8.5
20 mA
Notes:
1.
2.
Upper limit of typical gates is calculated by assuming only 10% of the channel memory is used.
Standby I
CC
values are with PLL not utilized, no output load and stable inputs.
相關(guān)PDF資料
PDF描述
CY39100V208-181NTC PLIERS, SNIPE NOSE SERATED JAW 165MMPLIERS, SNIPE NOSE SERATED JAW 165MM; Jaw type:Snipe nose; Length:165mm; Handle type:ESD; Capacity, cutting copper wire:40mm; Finish:Serrated; Length, jaw:40mm
CY39100V208-181NTI CUTTERS, SIDE FULL FLUSHCUTTERS, SIDE FULL FLUSH; Capacity, cutting copper wire:1mm; Length:120mm; Capacity, cutting soft iron:0.6mm; Edge Finish/Profile:Full Flush; Head type:Tapered; Length, jaw:9mm
CY39100V208-200BBC CUTTERS, SIDE MINI BEVEL 125MMCUTTERS, SIDE MINI BEVEL 125MM; Capacity, cutting copper wire:1.2mm; Length:125mm; Capacity, cutting hard wire:0.4mm; Capacity, cutting soft iron:1.0mm; Edge Finish/Profile:Mini Bevel; Head type:Tapered;
CY39100V208-200BBI CUTTERS, SIDE EXTRA FULL FLUSH 125MMCUTTERS, SIDE EXTRA FULL FLUSH 125MM; Capacity, cutting copper wire:1.2mm; Length:125mm; Capacity, cutting soft iron:1.0mm; Edge Finish/Profile:Extra Full Flush; Head type:Tapered; Length,
CY3930V208-125BBI CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39100V208-181NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V208-181NTI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V208-200BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V208-200BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100V208-200BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 托克逊县| 元氏县| 神池县| 聊城市| 富裕县| 板桥市| 天津市| 肥乡县| 扎囊县| 英山县| 长春市| 丹凤县| 滕州市| 镇安县| 普陀区| 称多县| 盘山县| 江门市| 曲阜市| 吴忠市| 四子王旗| 赣榆县| 溆浦县| 塔城市| 达孜县| 富顺县| 谢通门县| 民丰县| 香港 | 漠河县| 丰镇市| 葫芦岛市| 旅游| 彭水| 茶陵县| 厦门市| 通海县| 桃江县| 安图县| 康定县| 松原市|