欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY62128L-70ZAC
英文描述: x8 SRAM
中文描述: x8的SRAM
文件頁數: 1/10頁
文件大?。?/td> 153K
代理商: CY62128L-70ZAC
256K x 16 Static RAM
CY62147V18 MoBL2
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
September 6, 2000
Features
Low voltage range:
—CY62147V18: 1.75V–1.95V
Ultra-low active, standby power
Easy memory expansion with CE and OE features
TTL-compatible inputs and outputs
Automatic power-down when deselected
CMOS for optimum speed/power
Functional Description
The CY62147V18 is a high-performance CMOS static RAM
organized as 262,144 words by 16 bits. These devices feature
advanced circuit design to provide ultra-low active current.
This is ideal for providing More Battery Life (MoBL) in por-
table applications such as cellular telephones. The devices
also have an automatic power-down feature that significantly
reduces power consumption by 99% when addresses are not
toggling. The device can also be put into standby mode when
deselected (CE HIGH) or when CE is LOW and both BLE and
BHE are HIGH. The input/output pins (I/O
0
through I/O
15
) are
placed in a high-impedance state when: deselected (CE
HIGH), outputs are disabled (OE HIGH), BHE and BLE are
disabled (BHE, BLE HIGH), or during a write operation (CE
LOW, and WE LOW).
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O
0
through I/O
7
), is
written into the location specified on the address pins (A
0
through A
17
). If Byte High Enable (BHE) is LOW, then data
from I/O pins (I/O
8
through I/O
15
) is written into the location
specified on the address pins (A
0
through A
17
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O
0
to I/O
7
. If Byte High Enable (BHE) is
LOW, then data from memory will appear on I/O
8
to I/O
15
. See
the truth table at the back of this data sheet for a complete
description of read and write modes.
The CY62147V18 is available in 48-ball FBGA packaging.
MoBL2 and More Battery Life are trademarks of Cypress Semiconductor Corporation.
Logic Block Diagram
256K x 16
RAM Array
2048 x 2048
I/O
0
– I/O
7
R
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
COLUMN DECODER
A
1
A
1
A
1
A
1
A
1
S
DATA IN DRIVERS
OE
BLE
I/O
8
– I/O
15
CE
WE
BHE
A
1
A
1
A
0
A
1
A
9
Power
-
Down
Circuit
BHE
BLE
CE
相關PDF資料
PDF描述
CY62128L-70ZAI x8 SRAM
CY62128LL-70SI x8 SRAM
CY62128LL-70SIT x8 SRAM
CY62128LL-70ZAC x8 SRAM
CY62128LL-70ZAI x8 SRAM
相關代理商/技術參數
參數描述
CY62128L-70ZAI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
CY62128L-70ZC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:128K x 8 Static RAM
CY62128LL-55ZCT 制造商:Cypress Semiconductor 功能描述:
CY62128LL-70SC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:128K x 8 Static RAM
CY62128LL-70SI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
主站蜘蛛池模板: 会昌县| 北安市| 聊城市| 台东县| 嫩江县| 龙里县| 乌拉特后旗| 商水县| 崇阳县| 定边县| 文山县| 乌鲁木齐市| 云和县| 德庆县| 静宁县| 翼城县| 长沙县| 鄂州市| 伊宁市| 河南省| 鹤峰县| 界首市| 吉安县| 大连市| 宝应县| 资溪县| 佳木斯市| 芮城县| 同仁县| 满城县| 道真| 讷河市| 巴塘县| 从化市| 凤冈县| 嘉祥县| 长子县| 榆林市| 彩票| 嘉黎县| 敦煌市|