欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY74FCT16374ETPVC
英文描述: 16-Bit D-Type Flip-Flop
中文描述: 16位D型觸發(fā)器
文件頁數: 1/7頁
文件大小: 102K
代理商: CY74FCT16374ETPVC
CY74FCT823T
9-BIT BUS-INTERFACE REGISTER
SCCS069 – OCTOBER 2001
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Function, Pinout, and Drive Compatible
With FCT, F Logic, and AM29823
Reduced V
OH
(Typically = 3.3 V) Version of
Equivalent FCT Functions
Edge-Rate Control Circuitry for
Significantly Improved Noise
Characteristics
I
off
Supports Partial-Power-Down Mode
Operation
Matched Rise and Fall Times
Fully Compatible With TTL Input and
Output Logic Levels
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
64-mA Output Sink Current
32-mA Output Source Current
High-Speed Parallel Register With
Positive-Edge-Triggered D-Type Flip-Flops
Buffered Common Clock-Enable (EN) and
Asynchronous-Clear (CLR) Inputs
description
This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and
provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT823T is a
9-bit-wide buffered register with clock-enable (EN) and clear (CLR) inputs that are ideal for parity bus interfacing
in high-performance microprogrammed systems. This device is ideal for use as an output port requiring high
I
OL
/I
OH
.
This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading
at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
PIN DESCRIPTION
NAME
I/O
DESCRIPTION
D
I
D flip-flop data inputs
CLR
I
When CLR is low and OE is low, Q outputs are low. When CLR is high, data can be entered into the register.
CP
O
Clock pulse for the register. Enters data into the register on the low-to-high clock transition.
Y
O
Register 3-state outputs
EN
I
Clock enable. When EN is low, data on the D input is transferred to the Q output on the low-to-high clock transition. When
EN is high, the Q outputs do not change state, regardless of the data or clock input transitions.
OE
I
Output control. When OE is high, the Y outputs are in the high-impedance state. When OE is low, true register data is present
at the Y outputs.
Copyright
2001, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
OE
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
CLR
GND
V
CC
Y
0
Y
1
Y
2
Y
3
Y
4
Y
5
Y
6
Y
7
Y
8
EN
CP
P, Q, OR SO PACKAGE
(TOP VIEW)
相關PDF資料
PDF描述
CY74FCT16823T 18-Bit D-Type Flip-Flops with 3-State Outputs
CY74FCT16827ATPVC Dual 10-Bit Buffer/Driver
CY74FCT16827ATPVCT Dual 10-Bit Buffer/Driver
CY74FCT16827CTPACT Dual 10-Bit Buffer/Driver
CY74FCT16827CTPVC Dual 10-Bit Buffer/Driver
相關代理商/技術參數
參數描述
CY74FCT16374ETPVCT 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY74FCT16374T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Edge-Triggered D-Type Flip-Flops with 3-State Output
CY74FCT16374TPVC 功能描述:觸發(fā)器 Tri-St 16bit RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
CY74FCT16374TPVC/PVCT 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-Bit Registers
CY74FCT16374TPVCT 功能描述:觸發(fā)器 16B Edge-Trggrd D- Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
主站蜘蛛池模板: 庆阳市| 汶川县| 南阳市| 永新县| 莫力| 河北区| 白山市| 华宁县| 从化市| 阿拉善右旗| 南江县| 兴和县| 山丹县| 洞口县| 若羌县| 大竹县| 社会| 南丰县| 安化县| 白银市| 舒兰市| 保康县| 蒙阴县| 乳山市| 方城县| 齐河县| 泰来县| 扬州市| 巴林左旗| 莱西市| 吉林省| 观塘区| 略阳县| 平罗县| 治多县| 莒南县| 留坝县| 彭州市| 余江县| 元江| 双城市|