欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY74FCT543TSOIC
廠商: Texas Instruments, Inc.
英文描述: 8-Bit Latched Registered Transceiver
中文描述: 8位鎖存注冊收發器
文件頁數: 1/9頁
文件大小: 84K
代理商: CY74FCT543TSOIC
8-Bit Latched Registered Transceiver
CY54/74FCT543T
SCCS030 - May 1994 - Revised March 2000
Data sheet acquired from Cypress Semiconductor Corporation.
Data sheet modified to remove devices not offered.
Copyright
2000, Texas Instruments Incorporated
Features
Function, pinout, and drive compatible with FCT and
F logic
FCT-C speed at 5.3 ns max. (Com’l)
FCT-A speed at 6.5 ns max. (Com’l)
Reduced V
(typically = 3.3V) versions of equivalent
FCT functions
Edge-rate control circuitry for significantly improved
noise characteristics
Power-off disable feature
Matched rise and fall times
Fully compatible with TTL input and output logic levels
ESD > 2000V
Sink current
64 mA (Com’l), 48 mA (Mil)
Source current
32 mA (Com’l), 12 mA (Mil)
Separation controls for data flow in each direction
Back to back latches for storage
Extended commercial range of
40C to +85C
Functional Description
The FCT543T octal latched transceiver contains two sets of
eight D-type latches with separate latch enable (LEAB, LEBA)
and output enable (OEAB, OEBA) controls for each set to
permit independent control of inputting and outputting in either
direction of data flow. For data flow from A to B, for example,
the A-to-B enable (CEAB) input must be LOW in order to enter
data from A or to take data from B, as indicated in the truth
table. With CEAB LOW, a LOW signal on the A-to-B latch
enable (LEAB) input makes the A-to-B latches transparent; a
subsequent LOW-to-HIGH transition of the LEAB signal puts
the A latches in the storage mode and their output no longer
change with the A inputs. With CEAB and OEAB both LOW,
the three-stage B output buffers are active and reflect the data
present at the output of the A latches. Control of data from B
to A is similar, but uses CEAB, LEAB, and OEAB inputs.
The outputs are designed with a power-off disable feature to
allow for live insertion of boards.
Logic Block Diagram
Pin Configurations
LE
D Q
LE
D
Q
DetailA
DetailA x 7
A
0
A
2
A
1
A
3
A
4
A
5
A
6
A
7
B
0
B
2
B
1
B
3
B
4
B
6
B
5
B
7
OEBA
CEBA
LEBA
OEAB
CEAB
LEAB
Functional Block Diagram
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
0
B
1
B
2
B
3
B
4
B
5
B
6
B
7
B
0
LEBA
LEAB
CEBA
CEAB
OEBA
OEAB
1
2
3
4
5
6
7
8
9
10
11
12
16
17
18
19
20
24
23
22
21
13
14
V
CC
CEBA
15
SOIC/QSOP
Top View
LEBA
A
1
A
2
A
3
A
4
A
5
A
6
A
7
CEAB
GND
B
1
B
2
B
3
B
4
B
5
B
6
B
7
LEAB
OEAB
OEBA
A
0
B
0
相關PDF資料
PDF描述
CY74FCT574TSOCTE4 8-BIT REGISTERS WITH 3-STATE OUTPUTS
CY74FCT374ATPCE 8-BIT REGISTERS WITH 3-STATE OUTPUTS
CY74FCT574TSOCTG4 8-BIT REGISTERS WITH 3-STATE OUTPUTS
CY74FCT646TQSOP 8-Bit Registered Transceiver
CY74FCT646TSOIC 8-Bit Registered Transceiver
相關代理商/技術參數
參數描述
CY74FCT573ATPC 功能描述:閉鎖 Octal Transp D-Type 閉鎖 RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
CY74FCT573ATPC 制造商:Texas Instruments 功能描述:LATCH LOGIC IC
CY74FCT573ATPCE4 功能描述:閉鎖 Octal Transp D-Type 閉鎖 RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
CY74FCT573ATQC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY74FCT573ATQCT 功能描述:閉鎖 Octal D-Type Transparent 閉鎖 RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
主站蜘蛛池模板: 沅陵县| 且末县| 清远市| 绥德县| 明溪县| 社旗县| 武定县| 台东市| 吐鲁番市| 宁武县| 福海县| 仙游县| 奉节县| 泰顺县| 贡山| 炉霍县| 嘉善县| 泉州市| 梅州市| 盘锦市| 红原县| 铜陵市| 拉萨市| 曲沃县| 永德县| 香港 | 贵州省| 历史| 洞口县| 临夏县| 大港区| 杭锦后旗| 鲁山县| 石首市| 惠州市| 从化市| 门头沟区| 基隆市| 会理县| 平原县| 滁州市|