- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380173 > CY7B952-SC (CYPRESS SEMICONDUCTOR CORP) SSTTM SONET/SDH Serial Transceiver PDF資料下載
參數(shù)資料
| 型號： | CY7B952-SC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SSTTM SONET/SDH Serial Transceiver |
| 中文描述： | TRANSCEIVER, PDSO24 |
| 封裝： | 0.300 INCH, SOIC-24 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大小： | 134K |
| 代理商： | CY7B952-SC |
SST SONET/SDH Serial Transceiver
100K ECL compatible I/O
No output clock “drift” without data transitions
Link Status Indication
Loop-back testing
Single +5V supply
24-pin SOIC
Compatible with fiber-optic modules, coaxial cable, and
twisted pair media
Power-down options to minimize power or crosstalk
Low operating current: <70 mA
CY7B952
Cypress Semiconductor Corporation
Document #: 38-02018 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised April 27, 2004
Features
OC-3 Compliant with Bellcore and CCITT (ITU) specifi-
cations on:
— Jitter Generation (<0.01 UI)
— Jitter Transfer (<130 kHz)
— Jitter Tolerance
SONET/SDH and ATM Compliant
Compatible with IGT WAC013, IGT WAC413, and
PMC-Sierra PM5343
Clock and data recovery from 51.84- or 155.52-MHz
datastream
155.52-MHz clock multiplication from 19.44-MHz source
51.84-MHz clock multiplication from 6.48-MHz source
±
1% frequency agility
Line Receiver Inputs: No external buffering required
Differential output buffering
0.8
μ
BiCMOS
Functional Description
The SONET/SDH Serial Transceiver (SST) is used in
SONET/SDH and ATM applications to recover clock and data
information from a 155.52-MHz or 51.84-MHz NRZ or NRZI
serial data stream and to provide differential data buffering for
the Transmit side of the system.
Figure 1. SONET/SDH Overhead Processing Application
PLL
x8
TCLK–
TCLK+
REFCLK+
TRANSMIT
MODE
LFI(t)
FC–
FC+
TSER–
TSER+
RSER–
RSER+
RCLK–
RCLK+
LOOP(t)
TOUT–
TOUT+
RECEIVE
RIN–
RIN+
REFCLK–
PLL
CD
TCLK+
TSER+
TSER–
REFCLK+
TOUT–
TOUT+
FC+
FC–
RIN+
RIN–
MODE
V
CC
CD
LOOP
REFCLK–
RCLK–
RCLK+
RSER–
RSER+
LFI
V
CC
V
SS
V
CC
TCLK–
SOIC
Top View
1
2
3
4
5
6
7
8
9
10
11
12
15
16
17
18
19
20
24
23
22
21
13
14
CY7B952
Logic Block Diagram
Pin Configuration
SST
Path
CY7B952
Cypress
Recovery
Clock/Data
Driver
Line
Transport
Overhead
Transceiver
Transceiver
Overhead
SONET/SDH
PMC-Sierra
PM5343STXC
PMC-Sierra
PM5344SPTX
SONET/SDH
S->P
P->S
相關PDF資料 |
PDF描述 |
|---|---|
| CY7B991-2JCT | Programmable Skew Clock Buffer |
| CY7B991-2JXC | Programmable Skew Clock Buffer |
| CY7B991-2JXCT | Programmable Skew Clock Buffer |
| CY7B991-5JIT | Programmable Skew Clock Buffer |
| CY7B991-5JXC | Programmable Skew Clock Buffer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7B952-SXC | 功能描述:射頻收發(fā)器 BELCORE SONETSDH COM ATM OC 1/3 Clk Rcvry RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| CY7B952-SXCKJ | 制造商:Cypress Semiconductor 功能描述: |
| CY7B952-SXCT | 功能描述:電信線路管理 IC BELCORE SONETSDH COM ATM OC 1/3 Clk Rcvry RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CY7B991 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Skew Clock Buffer |
| CY7B991.2JC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Skew Clock Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。