- 您現在的位置：買賣IC網 > PDF目錄380173 > CY7B991-7LMB[27] (Cypress Semiconductor Corp.) Programmable Skew Clock Buffer PDF資料下載
參數資料
| 型號： | CY7B991-7LMB[27] |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Programmable Skew Clock Buffer |
| 中文描述： | 可編程偏移時鐘緩沖器 |
| 文件頁數： | 1/19頁 |
| 文件大小： | 364K |
| 代理商： | CY7B991-7LMB[27] |
CY7B991
CY7B992
Programmable Skew Clock Buffer
Cypress Semiconductor Corporation
Document Number: 38-07138 Rev. *B
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised June 22, 2007
Features
■
All output pair skew <100 ps typical (250 maximum)
■
3.75 to 80 MHz output operation
■
User selectable output functions
Selectable skew to 18 ns
Inverted and non-inverted
Operation at 1
2 and 1
4 input frequency
Operation at 2x and 4x input frequency (input as low as 3.75
MHz)
■
Zero input to output delay
■
50% duty cycle outputs
■
Outputs drive 50
Ω
terminated lines
■
Low operating current
■
32-pin PLCC/LCC package
■
Jitter < 200 ps peak-to-peak (< 25 ps RMS)
Functional Description
The CY7B991 and CY7B992 Programmable Skew Clock Buffers
(PSCB) offer user selectable control over system clock functions.
These multiple output clock drivers provide the system integrator
with functions necessary to optimize the timing of high perfor-
mance computer systems. Each of the eight individual drivers,
arranged in four pairs of user controllable outputs, can drive
terminated transmission lines with impedances as low as 50
Ω
.
They can deliver minimal and specified output skews and full
swing logic levels (CY7B991 TTL or CY7B992 CMOS).
Each output is hardwired to one of the nine delay or function
configurations. Delay increments of 0.7 to 1.5 ns are determined
by the operating frequency with outputs that skew up to ±6 time
units from their nominal “zero” skew position. The completely
integrated PLL allows cancellation of external load and trans-
mission line delay effects. When this “zero delay” capability of the
PSCB is combined with the selectable output skew functions,
you can create output-to-output delays of up to ±12 time units.
Divide-by-two and divide-by-four output functions are provided
for additional flexibility in designing complex clock systems.
When combined with the internal PLL, these divide functions
enable distribution of a low frequency clock that are multiplied by
two or four at the clock destination. This facility minimizes clock
distribution difficulty, allowing maximum system clock speed and
flexibility.
Logic Block Diagram
TEST
FB
REF
VCO AND
TIME UNIT
GENERATOR
FS
SELECT
INPUTS
(THREE
LEVEL)
SKEW
SELECT
MATRIX
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
FILTER
PHASE
FREQ
DET
相關PDF資料 |
PDF描述 |
|---|---|
| CY7B992-2JCT | Programmable Skew Clock Buffer |
| CY7B992-5JCT | Programmable Skew Clock Buffer |
| CY7B992-5JI[27] | Programmable Skew Clock Buffer |
| CY7B992-5JIT | Programmable Skew Clock Buffer |
| CY7B992-5JXI | Programmable Skew Clock Buffer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7B991A | 制造商:Cypress Semiconductor 功能描述: |
| CY7B991V | 制造商:Cypress Semiconductor 功能描述: |
| CY7B991V_07 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Voltage Programmable Skew Clock Buffer |
| CY7B991V-2JC | 功能描述:鎖相環 - PLL 3.3V 80MHz 8 TTL COM Programable RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CY7B991V2JCT | 制造商:Cypress Semiconductor 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。