- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380173 > CY7B9911V-7JC (CYPRESS SEMICONDUCTOR CORP) High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB PDF資料下載
參數(shù)資料
| 型號： | CY7B9911V-7JC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB |
| 中文描述： | 7B SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數(shù)： | 1/11頁 |
| 文件大小： | 223K |
| 代理商： | CY7B9911V-7JC |
High-Speed Low-Voltage Programmable Skew Clock Buffer
(LV-PSCB)
CY7B9911V
3.3V RoboClock+
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
December 1, 1999
408-943-2600
Features
All output pair skew <100 ps typical (250 max.)
3.75- to 110-MHz output operation
User-selectable output functions
—Selectable skew to 18 ns
—Inverted and non-inverted
—Operation at
1
2
and
1
4
input frequency
—Operation at 2x and 4x input frequency (input as low
as 3.75 MHz)
Zero input-to-output delay
50% duty-cycle outputs
LVTTL outputs drive 50
terminated lines
Operates from a single 3.3V supply
Low operating current
32-pin PLCC package
Jitter < 200 ps peak-to-peak (< 25 ps RMS)
Functional Description
The CY7B9911V 3.3V RoboClock+ High-Speed Low-Voltage
Programmable Skew Clock Buffer (LVPSCB) offers user-
selectable control over system clock functions. These multiple-
output clock drivers provide the system integrator with func-
tions necessary to optimize the timing of high-performance
computer systems. Eight individual drivers, arranged as four
pairs of user-controllable outputs, can each drive terminated
transmission lines with impedances as low as 50
while deliv-
ering minimal and specified output skews and full-swing logic levels
(LVTTL).
Each output can be hardwired to one of nine delay or function
configurations. Delay increments of 0.7 to 1.5 ns are deter-
mined by the operating frequency with outputs able to skew up
to
±
6 time units from their nominal “zero” skew position. The com-
pletely integrated PLL allows external load and transmission
line delay effects to be canceled. When this “zero delay” capa-
bility of the LVPSCB is combined with the selectable output
skew functions, the user can create output-to-output delays of
up to
±
12 time units.
Divide-by-two and divide-by-four output functions are provided
for additional flexibility in designing complex clock systems.
When combined with the internal PLL, these divide functions
allow distribution of a low-frequency clock that can be multi-
plied by two or four at the clock destination. This facility mini-
mizes clock distribution difficulty while allowing maximum sys-
tem clock speed and flexibility.
Logic Block Diagram
Pin Configuration
7B9911V–1
7B9911V–2
TEST
FB
REF
VCO AND
TIME UNIT
GENERATOR
FS
SELECT
INPUTS
(THREE
LEVEL)
SKEW
SELECT
MATRIX
1
2
3
4
32
31 30
17
16
15
14
18 19
20
5
6
7
8
9
10
11
12
13
29
28
27
26
25
24
23
22
21
3
F
V
R
G
T
2
F
2
2
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
C
2F0
GND
1F1
1F0
V
CCN
1Q0
1Q1
GND
GND
3
3
C
V
C
V
3F1
4F0
4F1
V
CCQ
V
CCN
4Q1
4Q0
GND
GND
PLCC
CY7B9911V
FILTER
PHASE
FREQ
DET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7B991V-2JC | Low Voltage Programmable Skew Clock Buffer |
| CY7B991V-5JC | Low Voltage Programmable Skew Clock Buffer |
| CY7B991V-7JC | Low Voltage Programmable Skew Clock Buffer |
| CY7B9930V-2AC | High-Speed Multi-Frequency PLL Clock Buffer |
| CY7B9930V-2AI | High-Speed Multi-Frequency PLL Clock Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7B9911V-7JCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Speed Low Voltage Programmable Skew Clock Buffer |
| CY7B9911V-7JXC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY7B9911V-7JXCT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY7B991-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Programmable Skew Clock Buffer |
| CY7B9912BT WAF | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。