- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380175 > CY7C0241-35AC (CYPRESS SEMICONDUCTOR CORP) 4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C0241-35AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| 中文描述： | 4K X 18 DUAL-PORT SRAM, 35 ns, PQFP100 |
| 封裝： | PLASTIC, TQFP-100 |
| 文件頁(yè)數(shù)： | 1/20頁(yè) |
| 文件大小： | 702K |
| 代理商： | CY7C0241-35AC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
4K x 16/18 and 8K x 16/18 Dual-Port
Static RAM with SEM, INT, BUSY
CY7C024/0241
CY7C025/0251
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
Document #: 38-06035 Rev. *B
Revised June 22, 2004
Features
True Dual-Ported memory cells which allow
simultaneous reads of the same memory location
4K x 16 organization (CY7C024)
4K x 18 organization (CY7C0241)
8K x 16 organization (CY7C025)
8K x 18 organization (CY7C0251)
0.65-micron CMOS for optimum speed/power
High-speed access: 15 ns
Low operating power: I
CC
= 150 mA (typ.)
Fully asynchronous operation
Automatic power-down
Expandable data bus to 32/36 bits or more using
Master/Slave chip select when using more than one
device
On-chip arbitration logic
Semaphores included to permit software handshaking
between ports
INT flag for port-to-port communication
Separate upper-byte and lower-byte control
Pin select for Master or Slave
Available in 84-pin PLCC and 100-pin TQFP
Functional Description
The CY7C024/0241 and CY7C025/0251 are low-power
CMOS 4K x 16/18 and 8K x 16/18 dual-port static RAMs. Var-
ious arbitration schemes are included on the CY7C024/0241
and CY7C025/0251 to handle situations when multiple pro-
cessors access the same piece of data. Two ports are provid-
ed, permitting independent, asynchronous access for reads
and writes to any location in memory. The CY7C024/0241 and
CY7C025/0251 can be utilized as standalone 16-/18-bit du-
al-port static RAMs or multiple devices can be combined in
order to function as a 32-/36-bit or wider master/slave du-
al-port static RAM. An M/S pin is provided for implementing
32-/36-bit or wider memory applications without the need for
separate master and slave devices or additional discrete logic.
Application areas include interprocessor/multiprocessor de-
signs, communications status buffering, and dual-port vid-
eo/graphics memory.
Each port has independent control pins: Chip Enable (CE),
Read or Write Enable (R/W), and Output Enable (OE). Two flags
are provided on each port (BUSY and INT). BUSY signals that the
port is trying to access the same location currently being accessed by
the other port. The Interrupt Flag (INT) permits communication be-
tween ports or systems by means of a mail box. The semaphores are
used to pass a flag, or token, from one port to the other to indicate that
a shared resource is in use. The semaphore logic is comprised of
eight shared latches. Only one side can control the latch (semaphore)
at any time. Control of a semaphore indicates that a shared resource
is in use. An automatic power-down feature is controlled indepen-
dently on each port by a chip select (CE) pin.
The CY7C024/0241 and CY7C025/0251 are available in
84-pin PLCCs (CY7C024 and CY7C025 only) and 100-pin
Thin Quad Plastic Flatpack (TQFP).
7C024–1
R/W
L
UB
L
LB
L
CE
L
OE
L
A
0L
R/W
R
UB
R
CE
R
OE
R
UB
R
LB
R
CE
L
OE
L
UB
L
LB
L
I/O
8L
–I/O
15L
INTERRUPT
CONTROL
I/O
ARRAY
ADDRESS
DECODER
SEM
L
INT
L
SEM
R
INT
R
BUSY
L
M/S
CONTROL
I/O
I/O
0L
–I/O
7L
R/W
L
R/W
R
LB
R
CE
R
OE
R
A
0R
I/O
8R
I/O
15R
BUSY
R
A
12R
A
11R
I/O
0R
I/O
7R
[1]
(CY7C025/0251)
A
12L
A
11L
(CY7C025/0251)
[1]
Logic Block Diagram
–
–
ADDRESS
DECODER
[2]
[3]
[2]
[3]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C0241-35AI | 4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-55AC | 4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-55AI | 4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C026V | 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM |
| CY7C036V | 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C0241-35AI | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-35AXC | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-35AXI | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-55AC | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C0241-55AI | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。