欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: CY7C057V-20BBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 3.3V 16K/32K x 36 FLEx36 Asynchronous Dual-Port Static RAM
中文描述: 32K X 36 DUAL-PORT SRAM, 20 ns, PBGA172
封裝: 15 X 15 MM, 1.25 MM HEIGHT, 1 MM PITCH, BGA-172
文件頁數: 1/23頁
文件大小: 459K
代理商: CY7C057V-20BBC
3.3V 16K/32K x 36
FLEx36 Asynchronous Dual-Port Static RAM
CY7C056V
CY7C057V
Cypress Semiconductor Corporation
Document #: 38-06055 Rev. **
3901 North First Street
San Jose
CA 95134
Revised September 7, 2001
408-943-2600
25/0251
Features
True dual-ported memory cells which allow simulta-
neous access of the same memory location
16K x 36 organization (CY7C056V)
32K x 36 organization (CY7C057V)
0.25-micron CMOS for optimum speed/power
High-speed access: 12/15/20 ns
Low operating power
Active: I
CC
= 250 mA (typical)
Standby: I
SB3
= 10
μ
A (typical)
Fully asynchronous operation
Automatic power-down
Expandable data bus to 72 bits or more using Mas-
ter/Slave Chip Select when using more than one device
On-Chip arbitration logic
Semaphores included to permit software handshaking
between ports
INT flag for port-to-port communication
Byte Select on Left Port
Bus Matching on Right Port
Depth Expansion via dual chip enables
Pin select for Master or Slave
Commercial and Industrial Temperature Ranges
Compact package
144-Pin TQFP (20 x 20 x 1.4 mm)
172-Ball BGA (1.0-mm pitch) (15 x 15 x.51 mm)
Notes:
1.
2.
A
A
for 16K; A
A
for 32K devices.
BUSY is an output in Master mode and an input in Slave mode.
R/W
L
B
0
B
3
CE
0L
CE
1L
OE
L
I/O
Control
Address
Decode
BUSY
L
INT
L
CE
L
Interrupt
Semaphore
Arbitration
SEM
L
M/S
R/W
R
CE
0R
CE
1R
OE
R
BA
WA
CE
R
Logic Block Diagram
A
0L
A
13/14L
True Dual-Ported
RAM Array
BUSY
R
INT
R
SEM
R
Address
Decode
A
0R
A
13/14R
[2]
[2]
[1]
[1]
14/15
14/15
14/15
14/15
Left
Port
Control
Logic
I/O
18L
I/O
26L
9
I/O
27L
I/O
35L
9
I/O
0L
I/O
8L
9
I/O
9L
I/O
17L
9
Right
Port
Control
Logic
I/O
Control
9
9
I/O
R
9
9
Bus
Match
9/18/36
BM
SIZE
For the most recent information, visit the Cypress web site at www.cypress.com
相關PDF資料
PDF描述
CY7C056V-15AC 3.3V 16K/32K x 36 FLEx36⑩ Asynchronous Dual-Port Static RAM
CY7C056V 3.3V 16K/32K x 36 FLEx36⑩ Asynchronous Dual-Port Static RAM
CY7C056V-12AC 3.3V 16K/32K x 36 FLEx36⑩ Asynchronous Dual-Port Static RAM
CY7C056V-15AI 3.3V 16K/32K x 36 FLEx36⑩ Asynchronous Dual-Port Static RAM
CY7C056V-15BAC 3.3V 16K/32K x 36 FLEx36⑩ Asynchronous Dual-Port Static RAM
相關代理商/技術參數
參數描述
CY7C0830AV-133AC 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C0830AV-133AI 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C0830AV-133BBC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 1M-Bit 64K x 18 4.4ns 144-Pin FBGA 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C0830AV-133BBI 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述:
CY7C0830AV-167AC 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 府谷县| 海盐县| 太原市| 新竹县| 那坡县| 南充市| 富顺县| 松原市| 左云县| 三都| 五家渠市| 紫阳县| 资溪县| 开江县| 额济纳旗| 垫江县| 岱山县| 民勤县| 汨罗市| 财经| 正定县| 苍山县| 车致| 璧山县| 江华| 合肥市| 上思县| 镇坪县| 永胜县| 山东| 泽普县| 治多县| 新和县| 梅河口市| 瑞金市| 缙云县| 广平县| 鄂托克前旗| 张家港市| 宿州市| 通河县|