- 您現在的位置：買賣IC網 > PDF目錄380181 > CY7C1041DV33 (Cypress Semiconductor Corp.) 4-Mbit (256K x 16) Static RAM PDF資料下載
參數資料
| 型號： | CY7C1041DV33 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 4-Mbit (256K x 16) Static RAM |
| 中文描述： | 4兆位（256K × 16）靜態RAM |
| 文件頁數： | 1/14頁 |
| 文件大小： | 391K |
| 代理商： | CY7C1041DV33 |
4-Mbit (256K x 16) Static RAM
CY7C1041DV33
Cypress Semiconductor Corporation
Document #: 38-05473 Rev. *D
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised July 17, 2006
Features
Pin- and function-compatible with CY7C1041CV33
High speed
— t
AA
=10 ns
Low active power
— I
CC
= 90 mA @ 10 ns (Industrial)
Low CMOS standby power
— I
SB2
= 10 mA
2.0 V data retention
Automatic power-down when deselected
TTL-compatible inputs and outputs
Easy memory expansion with CE and OE features
Available in lead-free 48-ball VFBGA, 44-lead (400-mil)
Molded SOJ and 44-pin TSOP II packages
Functional Description
[1]
The CY7C1041DV33 is a high-performance CMOS Static
RAM organized as 256K words by 16 bits. Writing to the device
is accomplished by taking Chip Enable (CE) and Write Enable
(WE) inputs LOW. If Byte LOW Enable (BLE) is LOW, then
data from I/O pins (I/O
0
–I/O
7
), is written into the location
specified on the address pins (A
0
–A
17
). If Byte HIGH Enable
(BHE) is LOW, then data from I/O pins (I/O
8
–I/O
15
) is written
into the location specified on the address pins (A
0
–A
17
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte LOW Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O
0
– I/O
7
. If Byte HIGH Enable (BHE) is
LOW, then data from memory will appear on I/O
8
to I/O
15
. See
the truth table at the back of this data sheet for a complete
description of Read and Write modes.
The input/output pins (I/O
0
–I/O
15
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE
are disabled (BHE, BLE HIGH), or during a Write operation
(CE LOW, and WE LOW).
The CY7C1041DV33 is available in a standard 44-pin
400-mil-wide body width SOJ and 44-pin TSOP II package
with center power and ground (revolutionary) pinout, as well
as a 48-ball fine-pitch ball grid array (FBGA) package.
Note
1. For guidelines on SRAM system design, please refer to the “System Design Guidelines” Cypress application note, available on the internet at www.cypress.com.
1
A
1
A
Logic Block Diagram
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
COLUMN
DECODER
R
S
INPUT BUFFER
256K × 16
A
0
A
1
A
1
A
1
A
1
A
1
A
9
A
1
I/O
0
–I/O
7
OE
BLE
I/O
8
–I/O
15
CE
WE
BHE
[+] Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1041DV33-12BVXE | 4-Mbit (256K x 16) Static RAM |
| CY7C1041DV33-12VXE | 4-Mbit (256K x 16) Static RAM |
| CY7C1041DV33-12ZSXE | 4-Mbit (256K x 16) Static RAM |
| CY7C1041D | 4-Mbit (256K x 16) Static RAM |
| CY7C1041D-10VXI | 4-Mbit (256K x 16) Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7C1041DV33-10BVI | 功能描述:靜態隨機存取存儲器 4M FAST ASYNC HI SPD IND RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1041DV33-10BVIT | 功能描述:靜態隨機存取存儲器 4M FAST ASYNC HI SPD IND RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1041DV3310BVJXI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1041DV33-10BVJXI | 功能描述:靜態隨機存取存儲器 4M FAST ASYNC HIGH SPEED 靜態隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1041DV33-10BVJXIT | 功能描述:靜態隨機存取存儲器 4M FAST ASYNC HIGH SPEED 靜態隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。